Versal Premium VP1902
Build the next generation of groundbreaking technologies with the world’s largest1 adaptive SoC. The VP1902 device offers 2X the capacity of our previous emulation-class device, the AMD Virtex™ UltraScale+™ VU19P FPGA.
Versal Premium Series
Engineered for the most demanding compute and data movement applications, now featuring the world’s largest adaptive SoC
Product Advantages
Unprecedented levels of integration combining programmable logic, DSP engines, AI Engines, and more application specific IP on the world’s most advanced software programmable adaptive SoC platform.
Key Features
- AI Engines and DSP Engines
- Programmable Logic
- Processing System
- 112 Gb/s PAM4 Transceivers
- 400G High-Speed Crypto Engines
- Multirate Ethernet Cores with FEC
- 600G Interlaken with FEC
- PCIe Gen5 with DMA
- Programmable Network on Chip
AI Engines and DSP Engines
AI Engines and DSP Engines support a breadth of workloads common in edge applications including AI inference, image processing, and motion control. AI Engines are a breakthrough architecture based on a scalable array of vector processors and distributed memory, delivering breakthrough AI performance/watt. DSP Engines are based on the proven slice architecture in previous-generation Zynq™ adaptive SoCs, now with integrated floating-point support, and are ideal for wireless and image signal processing, data analytics, motion control, and more.
Versal Premium Series Product Brief
The Versal Premium series delivers industry-leading adaptive signal processing capacity by integrating AI Engines.
Applications & Industries
Phased Array Radar
Adaptive beamforming for phased radar array performs precision tracking and guidance in a spectrum contested environment. Versal™ Premium devices with AI Engines enable 4X greater signal processing capacity1 than the previous generation, allowing designers to implement more compute-intensive functions beyond beamforming. AI Engines and DSP Engines natively support various data types, including highly efficient single-precision floating-point for greater dynamic range, which is critical in radar applications.
The Versal Premium series provides 112G PAM4 transceivers with power-optimized IP to ensure secure networking from antennas to backend interfaces while easing system integration and lowering latency and power. The innovative, heterogeneous integration in the Versal architecture results in industry-leading reductions in size, weight, and power (SWaP) advantage for many radar system designs.
1: Total equivalent DSP engine capacity vs. Virtex™ UltraScale+™ VU13P FPGA
Metro/Core Transport Networks
Due to fast-growing bandwidth demands for 5G wireless, xHaul, PON, and cable access, there is tremendous pressure on the metro/transport networks to aggregate and intelligently process network traffic. Versal™ Premium series provide 112G PAM4 transceivers with dedicated connectivity IP such as 600G channelized multirate Ethernet and integrated 600G Interlaken with FEC to enable thermally efficient designs in complex metro/core transport networks.
With double the compute density of traditional hardware programmable devices, Versal Premium enables hardware differentiation, adaptability to evolving standards, and the ability to infuse AI/ML for tomorrow’s autonomous and intelligent networks.
Scalable Acceleration in the Data Center
As a heterogeneous platform, Versal Premium features the world’s highest compute density for adaptable cloud acceleration for a breadth of workloads, including genomics, video transcoding, search, and machine learning.
Dynamic function eXchange (DFX) allows users to swap compute kernels in milliseconds to provision accelerators for the most efficient use of cloud infrastructure. With massive on-chip memory capacity and bandwidth and double the compute density of currently deployed FPGA accelerators, Versal Premium offers superior compute and streamlined orchestration.
Built from the ground up to seamlessly integrate with cloud infrastructure, Versal Premium features an integrated shell that ensures host server and system memory communication is available at boot, allowing accelerator designers to spend less time on connectivity and more time on differentiation.
Data Center Interconnect
As data centers scale, data center interconnect (DCI) technologies must evolve to enable high capacity, scalability, and power efficiency. Versal Premium series allows service providers to deploy flexible transport technology by providing scalable transceivers up to 112G, up to 5 Tb/s of ethernet throughput, and 1.6 Tb/s of line-rate encryption for fast and secure connectivity between data centers.
Test & Measurement
To pioneer network technologies from data center to 5G, vendors need to leverage bleeding-edge communication test equipment to ensure interoperability and robust network traffic management. AI Engines and DSP Engines in the Versal Premium series provide industry-leading signal processing performance and logic capacity to implement the most complex test logic for automated test, data-flow control, tracking, and reporting.
112G PAM4 transceivers have integrated KP4 FEC for emerging protocols as well as interoperability with optics and backplanes. Dedicated channelized multirate Ethernet cores with aggregate throughput of 5 Tb/s feature modularly accessible MAC, PCS, and FEC blocks alongside programmable logic resources for custom error injection and statistical analysis.
Product Specifications
Processing Subsystem Features
| VP1002 | VP1052 | VP1102 | VP1202 | VP1402 | VP1502 | VP2502 | VP1552 | VP1702 | VP1802 | VP2802 | VP1902 | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Application Processing Unit | Dual-core Arm® Cortex® A72, 48 KB/32 KB L1 Cache w/ parity & ECC; 1 MB L2 Cache w/ ECC | |||||||||||
| Real-Time Processing Unit | Dual-core Arm Cortex R5F, 32 KB/32 KB L1 Cache, and 256 KB TCM w/ECC | |||||||||||
| Memory | 256 KB On Chip Memory w/ECC | |||||||||||
| Connectivity | Ethernet (x2); UART (x2); CAN FD (x2); USB 2.0 (x1); SPI (x2); I2C (x2) | |||||||||||
AI Engine and DSP Engine Features
| VP1002 | VP1052 |
VP1102 | VP1202 | VP1402 | VP1502 | VP2502 | VP1552 | VP1702 | VP1802 | VP2802 | VP1902 | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| AI Engines | - | - | - | - | - | - | 472 |
- | - | - | 472 | - |
| DSP Engines | 1,140 | 1,572 | 1,904 | 3,984 | 2,672 | 7,440 | 7,392 | 7,392 | 10,896 | 14,352 | 14,304 | 6,864 |
Programmable Logic Features
| VP1002 | VP1052 | VP1102 | VP1202 | VP1402 | VP1502 | VP2502 | VP1552 | VP1702 | VP1802 | VP2802 | VP1902 | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| System Logic Cells (K) | 833 | 1,186 | 1,575 | 1,969 | 2,233 | 3,763 | 3,738 | 3,837 | 5,558 | 7,352 | 7,326 | 18,507 |
| LUTs | 380,800 | 542,080 | 719,872 | 900,224 | 1,020,928 | 1,720,448 | 1,708,672 | 1,753,984 | 2,540,672 | 3,360,896 | 3,349,120 | 8,460,288 |
Foundational Platform Features
| VP1002 | VP1052 | VP1102 | VP1202 | VP1402 | VP1502 | VP2502 | VP1552 | VP1702 | VP1802 | VP2802 | VP1902 | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| GTY Transceivers (32.75 Gb/s) | 20 | 20 | - | - | - | - | - | - | - | - | - | |
| GTYP Transceivers1 (32.75 Gb/s) | - | - | 8 | 281 | 8 | 281 | 281 | 681 | 281 | 281 | 281 | 128 |
| GTM Transceivers (58G (112G)) | 24 (12) | 36 (18) | 64 (32) | 20 (10) | 96 (64) | 60 (30) | 60 (30) | 20 (10) | 100 (50) | 140 (70) | 140 (70) | 32 (16) |
| PCIe® w/DMA (CPM4) | 2 x Gen4x4 | 2 x Gen4x4 | - | - | - | - | - |
- | - | - | - | - |
| PCIe w/DMA (CPM5) | - |
- |
- | 2 x Gen5x8 | - |
2 x Gen5x8 | 2 x Gen5x8 | 2 x Gen5x8 | 2 x Gen5x8 | 2 x Gen5x8 | 2 x Gen5x8 | - |
| PCI Express® | 1 x Gen4x8 | 1 x Gen4x8 | 2 x Gen5x4 | 2 x Gen5x4 | 2 x Gen5x4 | 2 x Gen5x4 | 2 x Gen5x4 | 8 x Gen5x4 | 2 x Gen5x4 | 2 x Gen5x4 | 2 x Gen5x4 | 16 x Gen5x4 |
| 100G Multirate Ethernet MAC | 3 | 5 | 6 | 2 | 6 |
4 | 4 | 4 | 6 | 8 | 8 | 12 |
| 600G Ethernet MAC | 2 | 3 | 7 | 1 | 11 | 3 | 3 | 1 | 5 | 7 | 7 | 4 |
| 600G Interlaken | 1 | 2 | 0 | 0 | 0 | 1 | 1 | 0 | 2 | 3 | 3 | 0 |
| 400G High-speed Crypto Engines | 1 | 1 | 3 | 1 | 4 | 2 | 2 | 2 | 3 | 4 | 4 | 0 |
1. 16 GTYP transceivers are dedicated to the CPM5 for PCI Express use.
For All Developers
AMD provides a leading software development environment for designing with adaptive SoCs and FPGAs—this includes tools (compilers, simulators, etc.), IP, and solutions.
This environment can reduce development time while allowing developers to achieve high performance per watt. AMD adaptive SoCs & FPGA design tools enable all types of developers from AI scientists, application and algorithm engineers, embedded software developers, and traditional hardware developers to use AMD adaptive computing solutions.
Get Started
Jump-start your design cycle and achieve fast time-to-market with the proven hardware, software support, tools, design examples, and documentation available for the kit.
AI Engine DSP Design Process
Designing high-performance DSP functions targeting AMD Versal™ AI Engines can be done using either the AMD Vitis™ development tools or by using the Vitis Model Composer flow—taking advantage of the simulation and graphical capabilities of the MathWorks Simulink® tool.
Resources
Versal Premium White Paper
Breakthrough Integration of Networked IP on a Power-Optimized, Adaptable Platform
Stay Informed
Join the Versal notification list and be the first to receive updates.
Footnotes
Footnotes
- Based on AMD internal analysis in May 2023, comparing the number of system logic cells of the Versal Premium VP1902 device versus the Virtex UltraScale+ VU19P device. (VER-001)