

### **Using SDAccel for Host and Accelerator Code Optimizations**

Presented By

Peter Frey October 2, 2018



### **SDAccel Performance Optimization Agenda**

- SDAccel Overview
- ˃ Host Code Optimization
- ˃ Kernel Code Optimization
- ˃ Topological Optimization
- Implementation Optimization
- Performance Profiling with SDAccel





### **Architecture of an FPGA Accelerated Application**



### **Hardware Acceleration**

#### ˃ **When to USE**

- Algorithm allows for parallelization
- Many similar tasks

#### **When May Not be beneficial**

- Small problem size
- Cost of Host to Device transfers outweighs benefit

Amdahl's Law: If the hardware is 50% of the time, you can accelerate the hardware to zero and you only get 2X

#### **When NOT beneficial**

- Little to no parallelism
	- Algorithm is highly sequential over multiple data
	- Tasks are highly dependent



# **Overview of SDAccel**









### **Flow Overview**





© Copyright 2018 Xilinx



### **The FPGA Kernel Compilation Flow**





### **SDAccel Execution Modes**





 $\frac{1}{2}$ 

### **SDAccel Development, Debug & Analysis**

- ˃ **Designed to develop and integrate FPGA based acceleration technology into general software solutions**
- ˃ **Fully integrated Eclipse based development environment**
- ˃ **Automatic hardware execution flows support**
- ˃ **Provides software and acceleration debugging capabilities**
- ˃ **Enables detailed system performance analysis**







### **Areas for Performance Optimization**

#### **host program coding**

### ˃ **Host program optimizations**

- Asynchronous programming, SW pipelining
- Optimizing transfer sizes

#### ˃ **Kernel Code optimizations**

- >> Interface Specification (512-bit, bursting interfaces)
- Dataflow
- >> Pipelining
- Memory Optimization

#### ˃ **Topological optimizations**

- Multiple CUs
- >> DDR mapping

#### ˃ **Implementation optimizations**

- >> SLR
- Other Vivado P&R controls

**Vivado options provided to xocc**

**kernel program** 

**coding**

**xocc link** 

**options**



© Copyright 2018 Xilinx



## **Host Code Optimization**









# **Overview Host Code Optimization** CPU func1 func3 func4 API FPGA func2 PCIe WR RD API Aim to reduce CPU idle time Aim to maximize kernel utilization Optimize data transfer sizes





### **OpenCL Command Queue Optimization**





© Copyright 2018 Xilinx



### **OpenCL Buffer Allocation and Transfers**

cl mem d p A = clCreateBuffer(context, CL MEM READ WRITE, sizeof(int) \* number of words, NULL, NULL);

- ˃ **Buffers are used to exchange data between the host and the device**
- ˃ **Aim to reuse available buffers instead of constantly allocating and deallocating new ones**
	- **EXECUTE:** Reduce the overhead of DDR memory management

#### ˃ **Aim for 1 or 2MBytes transfers**

- $\rightarrow$  Host  $\Leftrightarrow$  Device effective bandwidth varies with transfer size
- Allocate optimally sized buffers
- Group several small buffers in a single transaction

#### ˃ **READ\_WRITE buffer types can create additional dependencies impacting parallel compute unit execution**

Only use them when necessary





### **Task Synchronization**



### **Software Pipelining**





# **Kernel Code Optimization**







### **Key Techniques to Develop High Performance C Kernel**

#### **1. Improving Computation efficiency : Parallelize**

- Customized data type adjusted to requirement
- Pipeline and Dataflow
- Unroll (Not always required)

#### **2. Memory Configuration**

- Memory customization by array partition
- **EXECUTE:** Reduce memory access by using local caches, shift registers

#### **3. Interface and Datatype Optimization**

- **>>** Interface bandwidth consideration
- Memory Burst Read and Write





### **Datawidth Optimization: Bit Accurate Datatypes**

- ˃ **Leverage Arbitrary precision datatypes from HLS library**
	- >> AP\_INT, AP\_UINT
	- >> AP\_FIXED, AP\_UFIXED
- ˃ **Using exact bit width helps to reduce the resource and achieve better performance**
	- Practical example: Floating point to Fixed point conversation improve performance
	- A whitepaper: [Deep Learning with INT8 Optimization](https://www.xilinx.com/support/documentation/white_papers/wp486-deep-learning-int8.pdf)

```
ap uint<5> last i; // 5 bits unsigned
ap uint<2> tu size ; // 2 bits unsigned
switch (tu size) {
    case 0:
      last i = 0;
    break;
    case 1:
      last i = 7;
    break;
    case 2:
      last i = 15;
    break;
    case 3:
      last i = 31;
    break;
```
Example code shows using bit-accurate integer datatype instead of native short, int etc





### **Improve Compute Efficiency: Dataflow**

#### ˃ **Dataflow = Task level parallelism**





### **Improve Compute Efficiency: Pipeline**









### **Improve Compute Efficiency: Unrolling Loops**

˃ **For smaller body loops with limited number of iterations, unrolling improve performance** 



- ˃ **If complete unrolling is not feasible, exploit partial unrolling**
- ˃ **Unrolling loops with large number of iterations and large body significantly increases resource usage and slows down compilation**



### **Key Techniques to Develop High Performance C Kernel**

### **1. Improving Computation efficiency : Parallelize**

- Customized data type adjusted to requirement
- >> Pipeline and Dataflow
- Unroll (Not always required)

### **2. Memory Configuration**

- Memory customization by array partition
- **>> Reduce memory access by using local caches, shift registers**
- **3. Interface and Datatype Optimization**
	- **>>** Interface bandwidth consideration
	- Memory Burst Read and Write





### **Large Arrays get placed in Memory**



```
for ( int i=0; i<512; i++) {
    b = a[i] + b;}
```
˃ **Mapping the array 'a' to a single memory will force a sequential implementation of the algorithm**









### **Memory Access crucial for Performance**

- ˃ **Understand the Array access pattern**
- ˃ **Use several BRAMS or Registers to implement arrays (parallel access)**





© Copyright 2018 Xilinx



### **Key Techniques to Develop High Performance C Kernel**

#### **1. Improving Computation efficiency : Parallelize**

- Customized data type adjusted to requirement
- >> Pipeline and Dataflow
- Unroll (Not always required)

#### **2. Memory Configuration**

- Memory customization by array partition
- **EXECUTE:** Reduce memory access by using local caches, shift registers

#### **3. Interface and Datatype Optimization**

- **>>** Interface bandwidth consideration
- Memory Burst Read and Write





### **Interface Bandwidth Optimization – 512 bits**

˃ **Kernels use AXI4 MM Master ports to connect with DDR banks over an AXI interconnect**

- ˃ **AXI Interconnect supports up to 512 bit wide transfers**
- ˃ **For maximum throughput, the kernel should use the full 512 bits of the AXI interface**





Interfaces are 512bit wide

**Use ap\_uint<512> types to create 512-bit wide AXI\_M ports**



### **Interface Bandwidth Optimization – Number of Ports**

#### ˃ **Number of AXI\_M ports impacts kernel performance**

Maximum theoretical bandwidth per AXI\_M port is 512bits @ 300MHz (based on platform clock)

#### ˃ **By default, SDAccel creates a single AXI\_M port per kernel**

Different I/O processes will have to access the AXI\_M port sequentially







**Single AXI\_M port**



**E.** XILINX.

### **Interface Bandwidth Optimization – Number of Ports**

#### ˃ **Number of AXI\_M ports impacts kernel performance**

Maximum theoretical bandwidth per AXI\_M port is 512bits @ 300MHz (based on platform clock)

#### ˃ **By default, SDAccel creates a single AXI\_M port per kernel**

Different I/O processes will have to access the AXI\_M port sequentially

#### ˃ **Adding extra AXI\_M ports increases kernel bandwidth**

With at least two ports, a kernel can read inputs and write outputs simultaneously





**Use the "bundle" property on the INTERFACE pragma to create and name AXI\_M ports**

#### **Multiple AXI\_Master ports**





### **Interface Bandwidth Optimization – Bursting**

- ˃ **Read/Write accesses to DDR cause have a long latency overhead**
- ˃ **Random sequences of individual accesses are bad for performance**
- ˃ **Bursting is the most efficient way to access DDR as it hides latency**
- ˃ **To ensure bursting behavior, create a dedicated dataflow function in which a pipelined loop reads or writes from an AXI\_M port**

```
template<typename out t>
void read blocks(const out t *in, hls::stream<out t> &out, unsigned int blocks) {
 for(unsigned int i = 0; i < blocks*2; i++) {
                                                                   Enable burst transfers 
    #pragma HLS loop tripcount min=2048 max=2048
                                                                    from global memory
    #pragma HLS PIPELINE
    out.write(in[i]);Sequential data access 
                                                                  enables streaming data 
                                                                      between blocksEX XILINX.
```


### **Sustaining Interface Throughput in the Kernel**





# **Topological Optimizations**









### **Multiple Compute Units (Kernel Instances)**

˃ **By default, SDAccel generates 1 instance of each kernel**

˃ **Use multiple instances when the same function is performed on independent blocks of data (data-level parallelism)**

#### ˃ **Example: 2D Image Filter**

- Use 1 CU to process Y, U and V color planes sequentially
- Use 3 CUs to process Y, U and V color planes parallel
- Use 6 CUs to process two images in parallel

# Create 3 CUs for kernel "foo" xocc –l –-nk foo:3 <other options>



Use the xocc --nk option during the link phase to specify **Footing the section of the section** of the section of the **number of CUs for each kernel**





### **Kernel Port Connections to DDR Banks**

˃ **SDAccel platforms typically contain 4 DDR banks**

˃ **By default all kernel AXI\_M ports are mapped to the same DDR bank**

DDR bandwidth is shared, multiple AXI requests are arbitrated

#### ˃ **Careful mapping of kernel ports to specific DDR banks improves performance**

- Take advantage of full DDR bandwidth
- Simultaneous transfers to each DDR
- Physical proximity of kernel and DDR improves Fmax



Update OpenCL Buffers properties in the host program **Use the xocc --sp option during the link phase to specify desired mapping**



# **Implementation Optimization**







### **FPGA Physical View**

- ˃ **Today's largest FPGA are stacked silicon devices with several SLRs (super logic regions)**
- ˃ **Connections between SLRs incurs a greater delay than standard intra-SLR routing**
- ˃ **By default, kernels are placed in the same SLR as the Shell**
- ˃ **Careful placement of kernels in SLRs will improve Fmax**
	- Aim to place kernels in the same SLR as the DDR they interface with
	- Aim to minimize SLR congestion and cross-SLR connections





### **Understand the target DSA**

#### ˃ **Review Documentation**

- SDAccel Release Notes (UG 1238)
	- ‒ DSA Released 2017.4
- >> DSA Specifications

#### ˃ **Shell**

- Consumes Resources to implement
- >> Removes available resources from the dynamic
- Understand which SLRs are impacted

SLR resources and DDR assignment can impact performance





### **Kernel Placement Control**

### ˃ **Specify Kernel Locations**

>> Provided by XOCC command line arguments

**xocc <arguments> --xp param:compiler.userPostSysLinkTcl=<path>/place\_krnl.tcl**

**place\_krnl.tcl**

- ‒ Auto-executes a Vivado Tcl file
- **EXECT:** So Kernel locations specified by Vivado Tcl script

set\_property CONFIG.SLR\_ASSIGNMENTS SLR0 [get\_bd\_cells /krnl\_0] set\_property CONFIG.SLR\_ASSIGNMENTS SLR2 [get\_bd\_cells /krnl\_1]

˃ **Command line option provided in 2018.3**

- Requires a new DSA revision (5.2)
- Also ensures local SLR reset is used

**xocc <arguments> --slr krnl\_0:SLR0 --slr krnl\_1:SLR2** 





## **Performance Profiling with SDAccel**









### **Main Report Files**

˃ **SDAccel generates important report files that help to improve performance**

˃ **Reports from Hardware Emulation are most useful for performance improvement**

˃ Guidance Report

### ˃ **Reports to analyze overall system performance (combining Host and Kernel)**

- **>> Profile Summary Report**
- >> Timeline Trace
- Waveform

#### ˃ **Reports to understand/improve Kernel performance**

- HLS report
- >> Schedule Viewer



### **Design Guidance**

#### ˃ **Expert system built-in the tool**

- Analysis of build results and emulation runs
- ˃ **Guidance window with feedback by category**
	- Host code
	- >> Kernels
	- Data transfers (host to DDR, DDR to kernels)

#### ˃ **Explicit and actionable hints**

- **>>** How to improve the design
- Links to detailed explanation and solutions  $\rightarrow$
- HTML report (available for makefile runs as  $\ge$ well)







### **Profile Summary**

#### ˃ **Top Operations**

Activity summary

#### ˃ **Kernel & Compute Units**

Detailed execution statistics

#### ˃ **Data Transfer**

- Global Memory access statistics from host and from kernels
- ˃ **Host Code OpenCL API statistics**





### **Annotated Waveform Viewer**

- ˃ **Shows task-level parallelism in action**
- ˃ **Show how many tasks overlap and for how long**





### **HLS Report**

### ˃ **Static Performance Estimates:**

- >> Timing
- Latency
- >> Hierarchical contribution

### ˃ **Utilization Estimates:**

- >> Summary
- >> Detail analysis

#### $\equiv$  Timing (ns)

#### □ Summary



#### □ Latency (clock cycles)

**Performance Estimates** 

#### □ Summary



□ Detail

**⊞** Instance

⊞ Loop

#### **Utilization Estimates**

#### $\equiv$  Summary





### **HLS Schedule Viewer**

- ˃ **Shows in which cycle operations are scheduled**
- ˃ **Shows operator timing and clock margin**
- ˃ **Shows data dependencies**
- ˃ **Cross-probing from operations to source code**
- ˃ **Supports specific focus on:**
	- >> II Violation
	- Timing Violation $\rightarrow$







˃ **First address Guidance Suggestions provided by SDAccel**

˃ **Use performance analysis viewers to identify further optimization opportunities**

#### ˃ **Consider all areas for Performance Optimization**

- **>> Host program optimizations**
- **>> Kernel Code optimizations**
- Topological optimizations
- >> Implementation optimizations







˃ **UG1207: SDAccel Environment Optimization Guide**

˃ **SDAccel Examples:**

>> [https://github.com/Xilinx/SDAccel\\_Examples](https://github.com/Xilinx/SDAccel_Examples)







# DEVELOPER

© Copyright 2018 Xilinx