Vivado IP Release Notes
This article contains a list of all 'Vivado™ IP Release Notes - All IP Change Log Information' answer records and the associated Vivado Tools release.
by: AMD
The Chipscope™ ICON core provides a communication path between the FPGA Boundary Scan port and the other Chipscope cores.
The LogiCORE™ IP ChipScope™ Pro Integrated core (ICON) provides an interface between the JTAG Boundary Scan (BSCAN) interface of the FPGA device and the ChipScope Pro cores, including the following types of cores:
Integrated Bus Analyzer (IBA) This interface allows the ChipScope Pro Analyzer software to communicate with these cores through the JTAG port of the device. The ICON core is designed to be easily instantiated and connected to these cores directly in a Verilog® or VHDL design. The ICON core can also be added to an embedded processor system design using the AMD Embedded Development Kit (EDK) tools.
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.