2. Intellectual Property
  3. ChipScope Integrated Controller (ICON)

ChipScope Integrated Controller (ICON)

Overview

Product Description

The LogiCORE™ IP ChipScope Pro Integrated core (ICON) provides an interface between the JTAG Boundary Scan (BSCAN) interface of the FPGA device and the ChipScope Pro cores, including the following types of cores:

  • Integrated Logic Analyzer (ILA) 
  • Virtual Input/Output (VIO)
  • Agilent Trace Core 2 (ATC2)

Integrated Bus Analyzer (IBA) This interface allows the ChipScope Pro Analyzer software to communicate with these cores through the JTAG port of the device. The ICON core is designed to be easily instantiated and connected to these cores directly in a Verilog or VHDL design. The ICON core can also be added to an embedded processor system design using the AMD Embedded Development Kit (EDK) tools.

Key Features and Benefits

  • Provides a communication path, using the JTAG port, between the ChipScope Pro Analyzer software and the ILA, VIO, ATC2, and IBA cores
  • Connects to the JTAG chain through the USER scan chain feature of the BSCAN component
  • Supports up to 15 connections ILA, VIO, ATC2, and IBA cores
  • Optionally attaches to either internally or externally instantiated BSCAN primitives, such as the one provided by the opb_mdm EDK core

Support

Device Family:

Design Tools:

Documentation

Featured Documents

Default Default Title Document Type Date