Image Zoom

Versal™ Adaptive SoC CPM DMA and Bridge Mode for PCI Express®

Design Tools Support: Vivado Software
Bundled With: Vivado Software
License: End User License Agreement
Device Support: Versal AI Core, Versal AI Edge, Versal HBM, Versal Premium, Versal Prime

Overview
Documentation

Product Description

The Versal™ adaptive SoC DMA and Bridge Subsystem for PCIe provides a rich set of options for high performance data transfer between a Versal adaptive SoC and other devices using the widely deployed and industry standard PCI Express® system architecture. This subsystem is implemented within the robust and flexible Versal adaptive SoC integrated block for PCI Express with DMA and cache coherent interconnect (CPM4 or CPM5). Three functional modes are available:

QDMA – A queue based, configurable scatter-gather DMA implementation which provides thousands of queues, support for multiple physical/virtual functions with single-root I/O virtualization (SR-IOV), and advanced interrupt support. In this mode the IP provides AXI4-MM and AXI4-Stream user interfaces which may be configured on a per-queue basis. Based on PCIe system architecture conventions, the QDMA is highly suitable for endpoint (EP) use cases and may also be used to construct proprietary system architectures.
AXI Bridge – A bridge based, configurable translation level between the PCIe® system and AXI4-MM internal to the AMD device. In this mode the IP translates and forwards PCIe read and write accesses into AXI4-MM interface commands, and conversely translates and forwards AXI4-MM interface commands into PCIe read and write accesses. Based on PCIe system architecture conventions, the AXI Bridge is highly suitable for root port (RP) use cases as well as endpoint (EP) use cases and may also be used to construct proprietary system architectures.
XDMA (CPM4 only) – A channel based, configurable scatter-gather DMA implementation which provides four card-to-host (C2H) channels and four host-to-card (H2C) channels with interrupt support. In this mode the IP provides either AXI4-MM or AXI4-Stream user interfaces. Based on PCIe system architecture conventions, the XDMA is highly suitable for endpoint (EP) use cases and may also be used to construct proprietary system architectures.

Key Features and Benefits

QDMA Functional Mode:

Support for both AXI4-MM and AXI4-Stream interfaces on a per queue basis
- 2K (CPM4) or 4K (CPM5) queue sets
- 2K (CPM4) or 4K (CPM5) H2C Descriptor rings
- 2K (CPM4) or 4K (CPM5) C2H Descriptor rings
- 2K (CPM4) or 4K (CPM5) C2H Writeback rings
Supports Polling Mode (Status Descriptor Writeback)
C2H stream interrupt moderation, CMPT entry coalesce
Descriptor and DMA customization through user logic
- Custom descriptor formats
- Traffic management
SR-IOV support with access control, FLR, and mailboxes
Advanced and flexible interrupt support

AXI Bridge Functional Mode:

AXI4-MM access to PCIe address space
PCIe access to AXI4-MM address space
Tracks and manages Transaction Layer Packets (TLPs) completion processing
Detects and indicates error conditions with interrupts
Supports up to six PCIe 32-bit or three 64-bit PCIe BARs as endpoint (EP)
Supports up to two PCIe 32-bit or a single PCIe 64-bit BAR as root port (RP)

XDMA Functional Mode (CPM4 only):

Four host-to-card (H2C/Read) data channels
Four card-to-host (C2H/Write) data channels
Per channel descriptor bypass for custom descriptor creation
Configurable user interface (AXI4-MM or AXI4-Stream)
Advanced and flexible interrupt support

Maximum supported link rates and widths with CPM5:

2.5 GT/s, 5.0 GT/s, 8.0 GT/s, 16 GT/s at x1, x2, x4, x8, or x16
32 GT /s at x8

Documentation

Vivado IP Release Notes

This article contains a list of all 'Vivado™ IP Release Notes - All IP Change Log Information' answer records and the associated Vivado Tools release.

View Release Note

PG347 - Versal Adaptive SoC CPM DMA and Bridge Mode for PCI Express Product Guide (PG347) (v3.4)

Describes the CPM Use Mode for DMA/Bridge for PCI Express®.

View Product Brief pg347-versal-cpm-dma-v3-0-register-map.zip

_{Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.}

Data Center

Business Systems

Personal & Gaming

Embedded

Resources

GPU Accelerators

Adaptive Accelerators

DPU Accelerators

Ethernet Adapters

Workstations

Desktops

Laptops

Resources

Adaptive SoCs & FPGAs

System-on-Modules (SOMs)

Technologies

Resources

Evaluation Boards & Kits

Processor Tools

Graphics Tools & Apps

Adaptive SoC & FPGA Tools

Intellectual Property & Apps

GPU Accelerator Tools & Apps

Overview

For Data Center & Cloud

For Edge & Endpoints

For Developers

Industries

Industries

Industries

Industries

Gaming

Systems

Technologies

Resources

EPYC Processors

Radeon Graphics & AMD Chipsets

Adaptive SoCs & FPGAs

Alveo Accelerators & Kria SOMs

Ryzen Processors

Ethernet Adapters

Overview

Processors

Accelerators

Adaptive SoCs, FPGAs, & SOMs

Graphics

Overview

Resources by Market Segment

Resources by Product

Resources by Type

About Our Partners

AMD Global Support

Processors & Graphics

Accelerators

Adaptive SoCs & FPGAs

Gaming & Personal Computing

Adaptive & Embedded Computing

Get AMD Fan Gear

Shop Our Retail Partners

Your cart is empty

Versal™ Adaptive SoC CPM DMA and Bridge Mode for PCI Express®

Product Description

Key Features and Benefits

Vivado IP Release Notes

PG347 - Versal Adaptive SoC CPM DMA and Bridge Mode for PCI Express Product Guide (PG347) (v3.4)

Company

News & Events

Community

Partners

Investors