



SAN JOSE

OTTAWA

PARIS STUTTGART


TEL AVIV

BEIJING SEOUL
SHANGHAI TOKYO


Advanced Synthesis Techniques

Reminder From Last Year


- Use UltraFast Design Methodology for Vivado
 - www.xilinx.com/ultrafast
- Recommendations for Rapid Closure
 - **HDL:** use HDL Language Templates & DRC
 - **Constraints:** Timing Constraint Wizard, DRC
 - **Iterate in Synthesis** (converge within 300ps)
 - Real problems seen post synthesis (long path...)
 - Faster iterations & higher impact
 - Improve area, timing, power
 - Only then, iterate in next steps
 - opt, place, *phys_opt*, route, *phys_opt*



Tools->Report->Report DRC



13 levels of logic!




Worst path post Route: 4.1ns
4 levels of logic

Advanced Synthesis Techniques Overview

- Advantages of C Synthesis over RTL Synthesis
- Advance Synthesis Techniques for Design Closure
- Case Study: design closure at Synthesis level

HLS & IP Integrator (IPI) vs. RTL Synthesis



Actual example:

Traditional Flow

- **240 people*mo**
 - 10 people
 - 2 years


15x faster

HLS Based Flow


- **16 people*mo**
 - 2 people
 - 8 month

Faster for derivative designs

- C++ reuse
- Scales with parameters
- Device independent




HLS Automates Micro-architecture Exploration



HLS Micro-Architecture Exploration

```
while (1)
    M3(i) = M1(i-2) * C2
    A1(i) = M3(i) + x(i)
    M2(i) = M1(i-1) * C1
    A2(i) = A1(i) + M2(i)
    M1(i) = A2(i) * C0
    i++
```

C++




RTL

Schedule 1: 14 cycles

Sequential process (CPU model)

Minimal HW Resources: 1 MULT, 1 ADD




Schedule 2: 10 cycles

Parallelism within each iteration

Better performance (~29%)

2 MULT, 1 ADD




Schedule 3: 9 cycles

Loop pipelining


Best performance (~36%)

2 MULT, 1 ADD




Vivado Synthesis Flow

- Syntax check
Build file hierarchy
- Design hierarchy
Unroll loops
Build Logic:
 - Arithmetic
 - RAM
 - FSM
 - Boolean logic
- Module generators
RTL Optimizations
Boolean optimization
Technology mapping



**VHDL, Verilog
VHDL-2008, SystemVerilog**
more compact: advanced types...
verification friendly: UVM, SVA...

```
|- vtop (top.v) (7)
  +-- vdkgen - clock_generator (clock_generator.v)
  +-- vmgEngine - mgtTop (mgtTop.v) (23)
  +-- vfftEngine - fftTop (fftTop.v) (1)
    +-- vfftInst - bft - abFFT (bft.vhd) (6)
      +-- vround1 - round_1 - aR1 (round_1.vhd) (1)
      +-- vround2 - round_2 - aR2 (round_2.vhd) (8)
      +-- vround3 - round_3 - aR3 (round_3.vhd) (2)
      +-- vround4 - round_4 - aR4 (round_4.vhd) (1)
      +-- vingressLoop.ingressFifo - FifoBuffer (FifoBuffer.v) (1)
      +-- vegressLoop.egressFifo - FifoBuffer (FifoBuffer.v) (1)
  +-- vcoEngine_top - or1200_top (or1200_top.v) (20)
  +-- vwbConmaxEngine - wb_connmax_top (wb_connmax_top.v) (25)
  +-- usfEngin0 - usbf_top (usbf_top.v) (10)
  +-- usfEngin1 - usbf_top (usbf_top.v) (10)
```






- Architecture-Aware Coding
- Priority Encoders
- Loops
- Clocks & Resets
- Directives & Strategies
- Case Study

Architecture Aware DSP

- HDL code needs to match DSP hardware (e.g. DSP48E2)
 - Signage, width of nets, optimal pipelining...



Verify that DSP are inferred efficiently

```
module top (clk, A, B, C, ACC);
  input clk;
  input signed [^M27-1:0] A, B;
  input signed [^M18-1:0] C;
  output reg signed [^M48-1:0] ACC;

  reg signed [^M27-1:0] Ai, Bi, ADD;
  reg signed [^M18-1:0] Ci;
  reg signed [^M45-1:0] MUL;

  always @ (posedge clk) begin
    Ai <= A;
    Bi <= B;
    Ci <= C;
    ADD <= Ai + Bi;
    MUL <= ADD * Ci;
    ACC <= ACC + MUL;
  end
end
```

Signed arithmetic with pipelining

Use templates &
Coding style examples:


- Complex multiplier
- Square (UG901)
- Multiply-accumulate
- Dynamic pre-adder
- FIR (UG579)
- Large accumulator
- Rounding (2015.3)
- XOR (2016.1)
- ...

DSP Block Inference Improvements

Square: **1 DSP**

$$(a - b)^2$$
$$(a + b)^2$$


$$\sum_{k=0}^n (a_k - b_k)^2$$



Complex multiplier: **3 DSP**


$$(a+bi)*(c+di) = ((c-d)*a + S) + ((c+d)*b + S)i$$

with $S=(a-b)*d$




Wider arithmetic requires more pipelining

e.g. MULT 44x35 requires 4 MULT 27x18 & ADD



Pipelined **MULT 44x35** in HDL

Synthesis




Mapped to **4 DSP Blocks (27x18 MULT)**

Verify proper inference for full DSP block performance!

Architecture-Aware RAM & ROM

- HDL code needs to match BRAM Architecture
 - Registered address (sync read), optional output register
 - 32K configurations
 - Width=1 x Depth= 2^{15} (32K) = 32Kx1
 - Width=2 x Depth= 2^{14} (16K) = 16Kx2
 - ...
 - Width=32 x Depth= 2^{10} (1K) = 1Kx32
 - 36K configuration
 - Width=36 x Depth= 2^{10} (1K) = 1Kx36

- Wider & Deeper Memories
 - Automatically inferred by Synthesis



```
 `define W 32
 `define D 10

 module top (clk, addr, D, Q);
    input clk;
    input [`D-1:0] addr;
    input [`W-1:0] D;
    output reg [`W-1:0] Q;
    reg [`W-1:0] RAM [2**`D-1:0];


    always @ (posedge clk)
    begin
        RAM[addr] <= D;
        Q <= RAM[addr]; //sync read => BRAM
    end
    //assign Q = RAM[addr]; //async read => LUTRAM
 endmodule
```

Example: single port RAM



Verify that BRAM are inferred efficiently!

RAM Decomposition: Example

■ 32Kx32 RAM



```
'define W 32  
'define D 15
```



High Performance & Power
(default w/ timing constraints)

1 level, 32 BRAM active

Low Power & Performance

UltraScale cascade-MUX
32 levels, 1 BRAM active


(* `cascade_height = 32` *) ...

Performance/Power Trade-off
Hybrid LUT & UltraScale Cascade


4 levels, 4 BRAM active
(* `cascade_height = 4` *) ...

Verify that BRAM are decomposed efficiently!


RAM & ROM Recommendations




Use pipeline Reg
for performance




No logic in-between




No Fanout



In same hierarchy!



Run *phys_opt* to move Reg
in & out based on timing




Add extra pipeline
for best performance!

Verify that BRAM are pipelined efficiently!

Beware of Priority Logic


```
if (c0)      q = a0;  
else if (c1) q = a1;  
else if (c2) q = a2;  
else if (c3) q = a3;  
else if (c4) q = a4;  
else if (c5) q = a5; ...
```

Priority encoded logic
→ long paths



```
if (c0) q = a0;  
if (c1) q = a1;  
if (c2) q = a2;  
if (c3) q = a3;  
if (c4) q = a4;  
if (c5) q = a5; ...
```

Removing **else's** won't help!!




Priority logic will hurt Timing Closure!

Priority Logic with “for” loops

```
flag = 0;  
for (i=0 ; i<31 ; i=i+1)  
  if (c[i])  
    flag = 1;
```


Same as **if...if...if...**



```
flag = 0;  
for (i=0 ; i<31 ; i=i+1)  
  if (c[i]) begin  
    flag = 1;  
  break; //SystemVerilog  
end
```

Same as **if...else if...else if...**

break won't help!!



“break” does not reduce logic!

Best code in this case: **flag = |c**


Think Simple!

Priority Logic with “case” Statement

case (c)

```
v0: q=a0;  
v1: q=a1;  
v2: q=a3;  
v3: q=a4;  
v4: q=a5;...
```

CASE won't help either!
(note: values are variables)




In Verilog:

CASE (c) **//synthesis parallel_case**
(watch for simulation mismatch!)

In SystemVerilog:

unique case (c) // works with “if” too



If conditions are mutually exclusive, make it clear!


Note: please use complete conditions

- .v **full_case** (simulation may not match) or **default** & assign don't_care
- .sv **priority** (for case & if)

Priority Logic Which Should Not Be!

```
if (c0)      q = a0;  
else if (c1) q = a1;  
else if (c2) q = a2;  
else if (c3) q = a3;  
else if (c4) q = a4;  
else if (c5) q = a5; ...
```


$c_0 = (\mathbf{S} == 0);$
 $c_1 = (\mathbf{S} == 1);$
 $c_2 = (\mathbf{S} == 2);$
 $c_3 = (\mathbf{S} == 3);$
 $c_4 = (\mathbf{S} == 4);$
1-hot conditions
(here: binary encoded)



BAD

Automated **in most cases...**
Even with registered conditions!

unique if (c0) ...
in SystemVerilog





GOOD

If conditions are mutually exclusive, do not use a priority logic

Use “unique if” in SystemVerilog

Parallelizing Priority Logic

- When you can't avoid $O(n)$, you still can!




GOOD: $N/2 + 1$ deep...
or $N/4 + 2$...
or $\log(N)$ recursively

Improve timing even when conditions are not mutually exclusive!

Beware of Loop Unrolling – Avoid “if”

```
c = 0;  
for (i=0 ; i<8 ; i=i+1)  
    if (a[i])  
        c = c+1;
```


Get rid of “if”



BAD: area & depth $O(N)$

```
c = 0;  
for (i=0 ; i<8 ; i=i+1)  
    c = c+a[i];
```

```
c = a[0] + a[1] + a[2] +  
    a[3] + a[4] + a[5] +  
    a[6] + a[7];
```



GOOD: area & depth $\log_3(N)$

“if” in loops can seriously hurt timing!

Beware of Loop Unrolling – Arithmetic's


```
Q = 0  
for i = 0 to 3  
  for j = 0 to 3  
    Q = Q+A+i+j
```

$$\begin{aligned} Q &= \dots \\ &= 16*A + 48 \\ &= A\ll 4 + 48 \end{aligned}$$


$$Q = (A + 3) \ll 4$$

Q = 0+
A+0+0 + A+0+1 + A+0+2 + A+0+3
A+1+0 + A+1+1 + A+1+2 + A+1+3
A+2+0 + A+2+1 + A+2+2 + A+2+3
A+3+0 + A+3+1 + A+3+2 + A+3+3

BAD: up to 36 N bit adder



GOOD: 1 N-3 bit adder




BETTER: 1 N-4 bit adder

Loops (in general) can hurt timing!

Here: symbolic arithmetic optimization may not happen

Avoid Gated Clock Transformation

- Very common in ASIC design (low power)
- Consolidate the clocks to minimize clock skew



**Avoid gated clocks – they will hurt timing closure
(will cause clock skew)**

Avoid [Async] Resets


- What we recommended

- Reduce the number of “control sets” {clk, rst, ce}
- Avoid Reset / avoid Async Reset



does this
really remove
reset?

```
always@(posedge clk or posedge rst)
begin
    if(rst)
        begin
            //din_dly1 <= 16'b0;
            //din_dly2 <= 16'b0;
            dout      <= 16'b0;
        end
    else
        begin
            din_dly1 <= din;
            din_dly2 <= din_dly1;
            dout      <= din_dly2;
        end
    end
```




**BAD: Attempt to remove Reset created Enable
and Reset is still Async...**

Verify that removing Reset did not add Enables

DIRECT_ENABLE/DIRECT_RESET


- Guides Synthesis to directly connect net to DFF control pin
 - When Synthesis is **choosing** to not use the reset or enable
 - When there are **multiple possibilities** of enable or set/reset



Guide Synthesis to connect a signal to Enable, Reset

RTL Synthesis: New Strategies


- Vivado RTL Synthesis has now 8 Strategies
 - Each Strategy is a combination of options & directives
 - Directives have a specific purpose
 - For quick pipe-cleaning iterations
 - Flow_RuntimeOptimized
 - For best area
 - Flow_AreaMultThresholdDSP
 - Flow_AreaOptimized_medium
 - Flow_AreaOptimized_high
 - For performance
 - Vivado_Synthesis_Default
 - Flow_PerfOptimized_high
 - Flow_PerfThresholdCarry
 - For congested designs
 - Flow_AlternateRoutability
- Taking the best of all Strategies can give you 10% better QoR



Strategies in Vivado (synthesis options)

Case Study


- Problem
 - Area explosion & bad timing in a design
- Locating the cause of the issue
 - Find offending module & synthesize it Out Of Context
 - Look for suspicious operators on Elaborated view (how??)
 - Cross-probe to source files
- Resolution
 - Fix the source code and/or use synthesis options




Case Study: Locating the Cause of the Issue

■ Look for suspicious operators

- Ctrl-F in Elaborated Schematic
- Select suspicious operators (here: MULT, MOD...)
- Press F4 to view schematic




- Press F7 to cross-probe






Case Study: More Useful / Fun Tips

Double Click to expand paths



Go back & forth

Cross-probe from HDL to schematic!!! (RTL or gate)



Press F4


Case Study: Analysis of QoR Issue

- Should this code generate arithmetic's?

```
for i in 0 to 23 loop
    my_buffer((cnt*24+i) MOD 264) <= inp(i);
end loop;

array(263..0) of std_logic_vector(3..0)
array(23..0) of std_logic_vector(3..0)

cnt : in natural range 0 to 10;
```



- $\text{cnt} \text{ (values: 0..10)} * 24 + i \text{ (values: 0..23)} \rightarrow 264 \text{ constants}$
- No MULT, ADD, or MOD necessary!

- How to fix it?


Please propose a code change to improve QoR...

Case Study: Resolution

Original Code

```
for i in 0 to 23 loop
    my_buffer((cnt*24+i) MOD 264) <= inp(i);
end loop;
```


**47,000 LUT
7,000 CARRY4
1k DFF**



Solution

```
for i in 0 to 23 loop
    case cnt is
        when 0 => my_buffer(0*24+i) <= inp(i);
        when 1 => my_buffer(1*24+i) <= inp(i);
        when 2 => my_buffer(2*24+i) <= inp(i);
        when 3 => my_buffer(3*24+i) <= inp(i);
        when 4 => my_buffer(4*24+i) <= inp(i);
        when 5 => my_buffer(5*24+i) <= inp(i);
        when 6 => my_buffer(6*24+i) <= inp(i);
        when 7 => my_buffer(7*24+i) <= inp(i);
        when 8 => my_buffer(8*24+i) <= inp(i);
        when 9 => my_buffer(9*24+i) <= inp(i);
        when 10 => my_buffer(10*24+i) <= inp(i);
        when others => null;
    end case;
end loop;
```

**11 LUT
0 CARRY4
1k DFF**



#1 timing closure technique: careful analysis of Synthesis results!

Conclusion

- Use HLS & IPI when you can
 - 15X more productive for design & verification
 - HLS often achieves better quality of results
- Iterate in Synthesis for design closure!
 - Adopt SystemVerilog or VHDL-2008 for higher productivity
 - Use templates for big blocks
 - Investigate QoR issues
 - Locate possible Synthesis QoR issues
 - Recode or use tools options as needed
 - Final gunshot approach try different Strategies
 - Do not move to P&R until timing is closed (within 300 ps)