



SODIMM Rterm.
Page 11,12

DDR3 SODIMM
Page 10

FMC HPC Connector
Pages 24-27

10/100/1000 Ethernet RGMII
Page 15

IRONWOOD FGG/FBG676 SOCKET
SUPPORTS MULTIPLE DEVICES
REFER TO BOARD BILL OF MATERIALS ON XILINX.COM
TO CONFIRM FPGA PROVIDED



Differential Clock MGT SMA SMA Clock
Page 3

Digilent Module JTAG Conn. & QSPI Flash
Page 4

USB UART
Page 5

IIC EEPROM IIC MUX
Page 6

INIT, DONE LEDs MODE DIP.SW. PROG_B PB SW
Page 7

MECHANICALS
Page 50

XADC MUX & Op Amps
Pages 34-37

MGT Muxes
Page 30

XADC Header
Page 29

PCIe x4 Edge Connector
Page 28

LCD I/F SD I/F
Page 14


5324 CLOCK
Page 16

HDMI & Conn.
Page 18,19

SFP Cage
Page 20

Switches LEDs, Buttons
Page 21

| IIC Addressing | |
|------------------------|-------------|
| 0b1110100 | PCA9548a |
| 0b1011101 | SI570 |
| 0bxxxxx00 | FMC HPC 1 |
| 0b1010100 | IIC EEPROM |
| 0b1010000 | SFP+ |
| 0b0111001 | ADV7511 |
| 0b1010000 0b0011000 | DDR3 SODIMM |
| 0b1010000 | SI5324 |










XILINX ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
BLOCK DIAGRAM

Date: 9-20-2012_14:39 Ver: 1.0



Sheet Size: B Rev: 01

Sheet **2** of **51** Drawn By DN




Clocks

| | | |
|--|-----------------------|---|
| | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD CLOCKS | | |
| Date: | 10-9-2012_13:53 | Ver: 1.0 |
| Sheet Size: | B | Rev: 01 |
| Sheet | 3 of 51 | Drawn By DN |






IIC MUX, EEPROM

| | | |
|---|-----------------|---|
|  | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD IIC MUX and EEPROM | | |
| Date: | 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: | B | Rev: 01 |
| Sheet | 6 of 51 | Drawn By DN |




BANK 34 XC7A200TFBG676

| | | | |
|-----------------------|----|-----------------|----|
| IO_0_34_N8 | N8 | DDR3 RESET B | 10 |
| IO_L1P_T0_34_K3 | K3 | DDR3 A9 | 10 |
| IO_L1N_T0_34_J3 | J3 | DDR3 A1 | 10 |
| IO_L2P_T0_34_M7 | M7 | DDR3 A5 | 10 |
| IO_L2N_T0_34_L7 | L7 | DDR3 A12 | 10 |
| IO_L3P_T0_DQS_34_M4 | M4 | DDR3 A0 | 10 |
| IO_L3N_T0_DQS_34_L4 | L4 | DDR3 A3 | 10 |
| IO_L4P_T0_34_L5 | L5 | DDR3 A11 | 10 |
| IO_L4N_T0_34_K5 | K5 | DDR3 A4 | 10 |
| IO_L5P_T0_34_N7 | N7 | DDR3 A10 | 10 |
| IO_L5N_T0_34_N6 | N6 | DDR3 A13 | 10 |
| IO_L6P_T0_34_M6 | M6 | DDR3 A7 | 10 |
| IO_L6N_T0_VREF_34_M5 | M5 | | |
| IO_L7P_T1_34_K1 | K1 | DDR3 A6 | 10 |
| IO_L7N_T1_34_J1 | J1 | DDR3 A2 | 10 |
| IO_L8P_T1_34_L3 | L3 | DDR3 A14 | 10 |
| IO_L8N_T1_34_K2 | K2 | DDR3 A15 | 10 |
| IO_L9P_T1_DQS_34_N1 | N1 | DDR3 BA0 | 10 |
| IO_L9N_T1_DQS_34_M1 | M1 | DDR3 BA1 | 10 |
| IO_L10P_T1_34_H2 | H2 | DDR3 BA2 | 10 |
| IO_L10N_T1_34_H1 | H1 | DDR3 A8 | 10 |
| IO_L11P_T1_SRCC_34_M2 | M2 | DDR3 CLK0_P | 10 |
| IO_L11N_T1_SRCC_34_L2 | L2 | DDR3 CLK0_N | 10 |
| IO_L12P_T1_MRCC_34_N3 | N3 | DDR3 CLK1_P | 10 |
| IO_L12N_T1_MRCC_34_N2 | N2 | DDR3 CLK1_N | 10 |
| IO_L13P_T2_MRCC_34_R3 | R3 | SYSCLK_P | 3 |
| IO_L13N_T2_MRCC_34_P3 | P3 | SYSCLK_N | 3 |
| IO_L14P_T2_SRCC_34_P4 | P4 | DDR3 CKE0 | 10 |
| IO_L14N_T2_SRCC_34_N4 | N4 | DDR3 CKE1 | 10 |
| IO_L15P_T2_DQS_34_R1 | R1 | DDR3 WE_B | 10 |
| IO_L15N_T2_DQS_34_P1 | P1 | DDR3 RAS_B | 10 |
| IO_L16P_T2_34_T4 | T4 | DDR3 CAS_B | 10 |
| IO_L16N_T2_34_T3 | T3 | DDR3 S0_B | 10 |
| IO_L17P_T2_34_T2 | T2 | DDR3 S1_B | 10 |
| IO_L17N_T2_34_R2 | R2 | DDR3 ODT0 | 10 |
| IO_L18P_T2_34_U2 | U2 | DDR3 ODT1 | 10 |
| IO_L18N_T2_34_U1 | U1 | DDR3 TEMP_EVENT | 10 |
| IO_L19P_T3_34_P6 | P6 | GPIO SW_N | 21 |
| IO_L19N_T3_VREF_34_P5 | P5 | | |
| IO_L20P_T3_34_T5 | T5 | GPIO SW_S | 21 |
| IO_L20N_T3_34_R5 | R5 | GPIO SW_W | 21 |
| IO_L21P_T3_DQS_34_U6 | U6 | GPIO SW_C | 21 |
| IO_L21N_T3_DQS_34_U5 | U5 | GPIO SW_E | 21 |
| IO_L22P_T3_34_R8 | R8 | GPIO DIP_SW0 | 21 |
| IO_L22N_T3_34_P8 | P8 | GPIO DIP_SW1 | 21 |
| IO_L23P_T3_34_R7 | R7 | GPIO DIP_SW2 | 21 |
| IO_L23N_T3_34_R6 | R6 | GPIO DIP_SW3 | 21 |
| IO_L24P_T3_34_T8 | T8 | USER SMA_GPIO_P | 3 |
| IO_L24N_T3_34_T7 | T7 | USER SMA_GPIO_N | 3 |
| IO_25_34_U4 | U4 | CPU RESET | 21 |



BANK 35 XC7A200TFBG676

| | | | |
|--------------------------|----|-------------|-------|
| IO_0_35_J8 | J8 | NC | |
| IO_L1P_T0_AD4P_35_E6 | E6 | DDR3 D63 | 10,12 |
| IO_L1N_T0_AD4N_35_D6 | D6 | DDR3 D62 | 10,12 |
| IO_L2P_T0_AD12P_35_H8 | H8 | DDR3 D61 | 10,12 |
| IO_L2N_T0_AD12N_35_G8 | G8 | DDR3 D60 | 10,12 |
| IO_L3P_T0_DQS_AD5P_35_H7 | H7 | DDR3 DQ57_P | 10,12 |
| IO_L3N_T0_DQS_AD5N_35_G7 | G7 | DDR3 DQ57_N | 10,12 |
| IO_L4P_T0_35_F8 | F8 | DDR3 D59 | 10,12 |
| IO_L4N_T0_35_F7 | F7 | DDR3 D58 | 10,12 |
| IO_L5P_T0_AD13P_35_H6 | H6 | DDR3 D57 | 10,12 |
| IO_L5N_T0_AD13N_35_G6 | G6 | DDR3 D56 | 10,12 |
| IO_L6P_T0_35_H9 | H9 | DDR3 DM7 | 10,12 |
| IO_L6N_T0_VREF_35_G9 | G9 | | |
| IO_L7P_T1_AD6P_35_J6 | J6 | DDR3 D55 | 10,12 |
| IO_L7N_T1_AD6N_35_J5 | J5 | DDR3 D54 | 10,12 |
| IO_L8P_T1_AD14P_35_L8 | L8 | DDR3 D53 | 10,12 |
| IO_L8N_T1_AD14N_35_K8 | K8 | DDR3 D52 | 10,12 |
| IO_L9P_T1_DQS_AD7P_35_J4 | J4 | DDR3 DQ56_P | 10,12 |
| IO_L9N_T1_DQS_AD7N_35_H4 | H4 | DDR3 DQ56_N | 10,12 |
| IO_L10P_T1_AD15P_35_K7 | K7 | DDR3 D51 | 10,12 |
| IO_L10N_T1_AD15N_35_K6 | K6 | DDR3 D50 | 10,12 |
| IO_L11P_T1_SRCC_35_G4 | G4 | DDR3 D49 | 10,12 |
| IO_L11N_T1_SRCC_35_F4 | F4 | DDR3 D48 | 10,12 |
| IO_L12P_T1_MRCC_35_G5 | G5 | DDR3 DM6 | 10,12 |
| IO_L12N_T1_MRCC_35_F5 | F5 | NC | 10 |
| IO_L13P_T2_MRCC_35_E5 | E5 | DDR3 D47 | 10,12 |
| IO_L13N_T2_MRCC_35_D5 | D5 | DDR3 D46 | 10,12 |
| IO_L14P_T2_SRCC_35_D4 | D4 | DDR3 D45 | 10,12 |
| IO_L14N_T2_SRCC_35_C4 | C4 | DDR3 D44 | 10,12 |
| IO_L15P_T2_DQS_35_B5 | B5 | DDR3 DQ55_P | 10,12 |
| IO_L15N_T2_DQS_35_A5 | A5 | DDR3 DQ55_N | 10,12 |
| IO_L16P_T2_35_B4 | B4 | DDR3 D43 | 10,12 |
| IO_L16N_T2_35_A4 | A4 | DDR3 D42 | 10,12 |
| IO_L17P_T2_35_D3 | D3 | DDR3 D41 | 10,12 |
| IO_L17N_T2_35_C3 | C3 | DDR3 D40 | 10,12 |
| IO_L18P_T2_35_F3 | F3 | DDR3 DM5 | 10 |
| IO_L18N_T2_35_E3 | E3 | NC | |
| IO_L19P_T3_35_C2 | C2 | DDR3 D39 | 10,12 |
| IO_L19N_T3_VREF_35_B2 | B2 | | |
| IO_L20P_T3_35_A3 | A3 | DDR3 D38 | 10,12 |
| IO_L20N_T3_35_A2 | A2 | DDR3 D37 | 10,12 |
| IO_L21P_T3_DQS_35_C1 | C1 | DDR3 DQ54_P | 10,12 |
| IO_L21N_T3_DQS_35_B1 | B1 | DDR3 DQ54_N | 10,12 |
| IO_L22P_T3_35_F2 | F2 | DDR3 D36 | 10,12 |
| IO_L22N_T3_35_E2 | E2 | DDR3 D35 | 10,12 |
| IO_L23P_T3_35_E1 | E1 | DDR3 D34 | 10,12 |
| IO_L23N_T3_35_D1 | D1 | DDR3 D33 | 10,12 |
| IO_L24P_T3_35_G2 | G2 | DDR3 D32 | 10,12 |
| IO_L24N_T3_35_G1 | G1 | DDR3 DM4 | 10,12 |
| IO_25_35_H3 | H3 | NC | 10 |





ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD BANKS34,35 DDR3 SODIMM IF | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 8 of 51 | Drawn By DN |

XC7A200T-FBG676 ONLY

SOC_IRON_FG676



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|--|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD BANK33, DDR3 SODIMM IF | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 9 of 51 | Drawn By DN |

J1

| | | | | | | |
|------|-------------|----|--------|-----|-------------|------|
| 9,11 | DDR3_D4 | 4 | DQ4 | 129 | DDR3_D32 | 8,12 |
| 9,11 | DDR3_D0 | 5 | DQ0 | 130 | DDR3_D36 | 8,12 |
| 9,11 | DDR3_D5 | 6 | DQ5 | 131 | DDR3_D33 | 8,12 |
| 9,11 | DDR3_D1 | 7 | DQ1 | 132 | DDR3_D37 | 8,12 |
| 9,11 | DDR3_DM0 | 11 | DM0 | 136 | DDR3_DM4 | 8 |
| 9,11 | DDR3_DQ50_N | 10 | DQ50_N | 135 | DDR3_DQ54_N | 8 |
| 9,11 | DDR3_DQ50_P | 12 | DQ50_P | 137 | DDR3_DQ54_P | 8,12 |
| 9,11 | DDR3_D6 | 16 | DQ6 | 140 | DDR3_D38 | 8,12 |
| 9,11 | DDR3_D7 | 18 | DQ7 | 141 | DDR3_D34 | 8,12 |
| 9,11 | DDR3_D2 | 15 | DQ2 | 142 | DDR3_D39 | 8,12 |
| 9,11 | DDR3_D3 | 17 | DQ3 | 143 | DDR3_D35 | 8,12 |
| 9,11 | DDR3_D12 | 22 | DQ12 | 146 | DDR3_D44 | 8,12 |
| 9,11 | DDR3_D13 | 24 | DQ13 | 147 | DDR3_D40 | 8,12 |
| 9,11 | DDR3_D8 | 21 | DQ8 | 148 | DDR3_D45 | 8,12 |
| 9,11 | DDR3_D9 | 23 | DQ9 | 149 | DDR3_D41 | 8,12 |
| 9,11 | DDR3_DM1 | 28 | DM1 | 153 | DDR3_DM5 | 8 |
| 9,11 | DDR3_DQ51_N | 27 | DQ51_N | 152 | DDR3_DQ55_N | 8,12 |
| 9,11 | DDR3_DQ51_P | 29 | DQ51_P | 154 | DDR3_DQ55_P | 8,12 |
| 9,11 | DDR3_D10 | 33 | DQ10 | 157 | DDR3_D42 | 8,12 |
| 9,11 | DDR3_D14 | 37 | DQ14 | 164 | DDR3_D46 | 8,12 |
| 9,11 | DDR3_D11 | 35 | DQ11 | 165 | DDR3_D43 | 8,12 |
| 9,11 | DDR3_D15 | 36 | DQ15 | 166 | DDR3_D47 | 8,12 |
| 9,11 | DDR3_D16 | 39 | DQ16 | 163 | DDR3_D48 | 8,12 |
| 9,11 | DDR3_D20 | 40 | DQ20 | 164 | DDR3_D52 | 8,12 |
| 9,11 | DDR3_D17 | 41 | DQ17 | 165 | DDR3_D49 | 8,12 |
| 9,11 | DDR3_D21 | 42 | DQ21 | 166 | DDR3_D53 | 8,12 |
| 9,11 | DDR3_DQ52_N | 45 | DQ52_N | 169 | DDR3_DQ56_N | 8,12 |
| 9,11 | DDR3_DQ52_P | 47 | DQ52_P | 171 | DDR3_DQ56_P | 8,12 |
| 9 | DDR3_DM2 | 46 | DM2 | 170 | DDR3_DM6 | 8 |
| 9,11 | DDR3_D18 | 51 | DQ18 | 175 | DDR3_D50 | 8,12 |
| 9,11 | DDR3_D22 | 50 | DQ22 | 174 | DDR3_D54 | 8,12 |
| 9,11 | DDR3_D19 | 53 | DQ19 | 177 | DDR3_D51 | 8,12 |
| 9,11 | DDR3_D23 | 52 | DQ23 | 176 | DDR3_D55 | 8,12 |
| 9,11 | DDR3_D24 | 57 | DQ24 | 181 | DDR3_D56 | 8,12 |
| 9,11 | DDR3_D28 | 56 | DQ28 | 180 | DDR3_D60 | 8,12 |
| 9,11 | DDR3_D25 | 55 | DQ25 | 183 | DDR3_D57 | 8,12 |
| 9,11 | DDR3_D29 | 58 | DQ29 | 182 | DDR3_D61 | 8,12 |
| 9 | DDR3_DM3 | 63 | DM3 | 187 | DDR3_DM7 | 8 |
| 9,11 | DDR3_DQ53_N | 62 | DQ53_N | 186 | DDR3_DQ57_N | 8,12 |
| 9,11 | DDR3_DQ53_P | 64 | DQ53_P | 188 | DDR3_DQ57_P | 8,12 |
| 9,11 | DDR3_D26 | 67 | DQ26 | 191 | DDR3_D58 | 8,12 |
| 9,11 | DDR3_D30 | 68 | DQ30 | 193 | DDR3_D59 | 8,12 |
| 9,11 | DDR3_D27 | 69 | DQ27 | 192 | DDR3_D62 | 8,12 |
| 9,11 | DDR3_D31 | 70 | DQ31 | 194 | DDR3_D63 | 8,12 |
| 224 | TAB1 | | | 75 | FPGA_1V5 | |
| 225 | TAB2 | | | 76 | FPGA_1V5 | |
| 3 | VSS1 | | | 77 | FPGA_1V5 | |
| 8 | VSS2 | | | 78 | FPGA_1V5 | |
| 9 | VSS3 | | | 79 | FPGA_1V5 | |
| 13 | VSS4 | | | 80 | FPGA_1V5 | |
| 14 | VSS5 | | | 81 | FPGA_1V5 | |
| 19 | VSS6 | | | 82 | FPGA_1V5 | |
| 20 | VSS7 | | | 83 | FPGA_1V5 | |
| 25 | VSS8 | | | 84 | FPGA_1V5 | |
| 26 | VSS9 | | | 85 | FPGA_1V5 | |
| 31 | VSS10 | | | 86 | FPGA_1V5 | |
| 32 | VSS11 | | | 87 | FPGA_1V5 | |
| 37 | VSS12 | | | 88 | FPGA_1V5 | |
| 38 | VSS13 | | | 89 | FPGA_1V5 | |
| 43 | VSS14 | | | 90 | FPGA_1V5 | |
| 44 | VSS15 | | | 91 | FPGA_1V5 | |
| 48 | VSS16 | | | 92 | FPGA_1V5 | |
| 49 | VSS17 | | | 93 | FPGA_1V5 | |
| 54 | VSS18 | | | 94 | FPGA_1V5 | |
| 55 | VSS19 | | | 95 | FPGA_1V5 | |
| 60 | VSS20 | | | 96 | FPGA_1V5 | |
| 61 | VSS21 | | | 97 | FPGA_1V5 | |
| 65 | VSS22 | | | 98 | FPGA_1V5 | |
| 66 | VSS23 | | | 99 | FPGA_1V5 | |
| 71 | VSS24 | | | 100 | FPGA_1V5 | |
| 72 | VSS25 | | | 101 | FPGA_1V5 | |
| 127 | VSS26 | | | 102 | FPGA_1V5 | |
| 128 | VSS27 | | | 103 | FPGA_1V5 | |
| 133 | VSS28 | | | 104 | FPGA_1V5 | |
| 134 | VSS29 | | | 105 | FPGA_1V5 | |
| 135 | VSS30 | | | 106 | FPGA_1V5 | |
| 138 | VSS31 | | | 107 | FPGA_1V5 | |
| 144 | VSS32 | | | 108 | FPGA_1V5 | |
| 145 | VSS33 | | | 109 | FPGA_1V5 | |
| 150 | VSS34 | | | 110 | FPGA_1V5 | |
| 151 | VSS35 | | | 111 | FPGA_1V5 | |
| 155 | VSS36 | | | 112 | FPGA_1V5 | |
| 156 | VSS37 | | | 113 | FPGA_1V5 | |
| 161 | VSS38 | | | 114 | FPGA_1V5 | |
| 162 | VSS39 | | | 115 | FPGA_1V5 | |
| 167 | VSS40 | | | 116 | FPGA_1V5 | |
| 168 | VSS41 | | | 117 | FPGA_1V5 | |
| 172 | VSS42 | | | 118 | FPGA_1V5 | |
| 173 | VSS43 | | | 119 | FPGA_1V5 | |
| 178 | VSS44 | | | 120 | FPGA_1V5 | |
| 179 | VSS45 | | | 121 | FPGA_1V5 | |
| 184 | VSS46 | | | 122 | FPGA_1V5 | |
| 185 | VSS47 | | | 123 | FPGA_1V5 | |
| 189 | VSS48 | | | 124 | FPGA_1V5 | |
| 190 | VSS49 | | | 125 | FPGA_1V5 | |
| 196 | VSS50 | | | 126 | FPGA_1V5 | |
| 196 | VSS51 | | | 127 | FPGA_1V5 | |
| 205 | VSS52 | | | 128 | FPGA_1V5 | |
| 206 | VSS53 | | | 129 | FPGA_1V5 | |
| 207 | VSS54 | | | 130 | FPGA_1V5 | |
| 208 | VSS55 | | | 131 | FPGA_1V5 | |
| 209 | VSS56 | | | 132 | FPGA_1V5 | |
| 210 | VSS57 | | | 133 | FPGA_1V5 | |
| 211 | VSS58 | | | 134 | FPGA_1V5 | |
| 212 | VSS59 | | | 135 | FPGA_1V5 | |
| 213 | VSS60 | | | 136 | FPGA_1V5 | |
| 214 | VSS61 | | | 137 | FPGA_1V5 | |
| 215 | VSS62 | | | 138 | FPGA_1V5 | |
| 216 | VSS63 | | | 139 | FPGA_1V5 | |
| 217 | VSS64 | | | 140 | FPGA_1V5 | |
| 218 | VSS65 | | | 141 | FPGA_1V5 | |
| 219 | VSS66 | | | 142 | FPGA_1V5 | |
| 220 | VSS67 | | | 143 | FPGA_1V5 | |
| 221 | VSS68 | | | 144 | FPGA_1V5 | |
| 222 | VSS69 | | | 145 | FPGA_1V5 | |
| NC | NC | | | 146 | FPGA_1V5 | |
| NC | NC | | | 147 | FPGA_1V5 | |
| NC | NC | | | 148 | FPGA_1V5 | |
| NC | NC | | | 149 | FPGA_1V5 | |
| NC | NC | | | 150 | FPGA_1V5 | |
| NC | NC | | | 151 | FPGA_1V5 | |
| NC | NC | | | 152 | FPGA_1V5 | |
| NC | NC | | | 153 | FPGA_1V5 | |
| NC | NC | | | 154 | FPGA_1V5 | |
| NC | NC | | | 155 | FPGA_1V5 | |
| NC | NC | | | 156 | FPGA_1V5 | |
| NC | NC | | | 157 | FPGA_1V5 | |
| NC | NC | | | 158 | FPGA_1V5 | |
| NC | NC | | | 159 | FPGA_1V5 | |
| NC | NC | | | 160 | FPGA_1V5 | |
| NC | NC | | | 161 | FPGA_1V5 | |
| NC | NC | | | 162 | FPGA_1V5 | |
| NC | NC | | | 163 | FPGA_1V5 | |
| NC | NC | | | 164 | FPGA_1V5 | |
| NC | NC | | | 165 | FPGA_1V5 | |
| NC | NC | | | 166 | FPGA_1V5 | |
| NC | NC | | | 167 | FPGA_1V5 | |
| NC | NC | | | 168 | FPGA_1V5 | |
| NC | NC | | | 169 | FPGA_1V5 | |
| NC | NC | | | 170 | FPGA_1V5 | |
| NC | NC | | | 171 | FPGA_1V5 | |
| NC | NC | | | 172 | FPGA_1V5 | |
| NC | NC | | | 173 | FPGA_1V5 | |
| NC | NC | | | 174 | FPGA_1V5 | |
| NC | NC | | | 175 | FPGA_1V5 | |
| NC | NC | | | 176 | FPGA_1V5 | |
| NC | NC | | | 177 | FPGA_1V5 | |
| NC | NC | | | 178 | FPGA_1V5 | |
| NC | NC | | | 179 | FPGA_1V5 | |
| NC | NC | | | 180 | FPGA_1V5 | |
| NC | NC | | | 181 | FPGA_1V5 | |
| NC | NC | | | 182 | FPGA_1V5 | |
| NC | NC | | | 183 | FPGA_1V5 | |
| NC | NC | | | 184 | FPGA_1V5 | |
| NC | NC | | | 185 | FPGA_1V5 | |
| NC | NC | | | 186 | FPGA_1V5 | |
| NC | NC | | | 187 | FPGA_1V5 | |
| NC | NC | | | 188 | FPGA_1V5 | |
| NC | NC | | | 189 | FPGA_1V5 | |
| NC | NC | | | 190 | FPGA_1V5 | |
| NC | NC | | | 191 | FPGA_1V5 | |
| NC | NC | | | 192 | FPGA_1V5 | |
| NC | NC | | | 193 | FPGA_1V5 | |
| NC | NC | | | 194 | FPGA_1V5 | |
| NC | NC | | | 195 | FPGA_1V5 | |
| NC | NC | | | 196 | FPGA_1V5 | |
| NC | NC | | | 197 | FPGA_1V5 | |
| NC | NC | | | 198 | FPGA_1V5 | |
| NC | NC | | | 199 | FPGA_1V5 | |
| NC | NC | | | 200 | FPGA_1V5 | |
| NC | NC | | | 201 | FPGA_1V5 | |
| NC | NC | | | 202 | FPGA_1V5 | |
| NC | NC | | | 203 | FPGA_1V5 | |
| NC | NC | | | 204 | FPGA_1V5 | |
| NC | NC | | | 205 | FPGA_1V5 | |
| NC | NC | | | 206 | FPGA_1V5 | |
| NC | NC | | | 207 | FPGA_1V5 | |
| NC | NC | | | 208 | FPGA_1V5 | |
| NC | NC | | | 209 | FPGA_1V5 | |
| NC | NC | | | 210 | FPGA_1V5 | |
| NC | NC | | | 211 | FPGA_1V5 | |
| NC | NC | | | 212 | FPGA_1V5 | |
| NC | NC | | | 213 | FPGA_1V5 | |
| NC | NC | | | 214 | FPGA_1V5 | |
| NC | NC | | | 215 | FPGA_1V5 | |
| NC | NC | | | 216 | FPGA_1V5 | |
| NC | NC | | | 217 | FPGA_1V5 | |
| NC | NC | | | 218 | FPGA_1V5 | |
| NC | NC | | | 219 | FPGA_1V5 | |
| NC | NC | | | 220 | FPGA_1V5 | |
| NC | NC | | | 221 | FPGA_1V5 | |
| NC | NC | | | 222 | FPGA_1V5 | |

DDR3_SO-DIMM_SHIELDED

Silkscreen:
"DDR3 SO-DIMM"

FPGA_1V5

VTTVREF

VCC3V3

VTTDDR

R6
4.7K
1/10W
5%

R5
4.7K
1/10W
5%

R8
4.7K
1/10W
5%

R7
4.7K
1/10W
5%

DDR3 SO-DIMM

IIC Address = 0b1010000 (0x50)

0b0010000 (0x18)




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD DDR3 SODIMM SOCKET J1 | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 10 of 51 | Drawn By DN |

DDR3 SODIMM J1 MEMORY TERMINATION RESISTORS


ALL R's ARE DNP
PLACE AT FPGA

DDR3_VTERM_R_0V75




| | |
|----------|------|
| DDR3 D31 | 9,10 |
| DDR3 D30 | 9,10 |
| DDR3 D29 | 9,10 |
| DDR3 D28 | 9,10 |
| DDR3 D27 | 9,10 |
| DDR3 D26 | 9,10 |
| DDR3 D25 | 9,10 |
| DDR3 D24 | 9,10 |
| DDR3 D23 | 9,10 |
| DDR3 D22 | 9,10 |
| DDR3 D21 | 9,10 |
| DDR3 D20 | 9,10 |
| DDR3 D19 | 9,10 |
| DDR3 D18 | 9,10 |
| DDR3 D17 | 9,10 |
| DDR3 D16 | 9,10 |
| DDR3 D15 | 9,10 |
| DDR3 D14 | 9,10 |
| DDR3 D13 | 9,10 |
| DDR3 D12 | 9,10 |
| DDR3 D11 | 9,10 |
| DDR3 D10 | 9,10 |
| DDR3 D9 | 9,10 |
| DDR3 D8 | 9,10 |
| DDR3 D7 | 9,10 |
| DDR3 D6 | 9,10 |
| DDR3 D5 | 9,10 |
| DDR3 D4 | 9,10 |
| DDR3 D3 | 9,10 |
| DDR3 D2 | 9,10 |
| DDR3 D1 | 9,10 |
| DDR3 D0 | 9,10 |


DDR3_VTERM_R_0V75




DDR3_VTERM_R_0V75




DDR3_VTERM_R_0V75



DDR3_VTERM_R_0V75



DDR3_VTERM_R_0V75




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
DDR3 SODIMM TERM. RESISTORS



| | | | |
|-------------|-----------------|----------|-----|
| Date: | 9-20-2012_14:39 | Ver: | 1.0 |
| Sheet Size: | B | Rev: | 01 |
| Sheet | 11 of 51 | Drawn By | DN |

DDR3 SODIMM J1 MEMORY TERMINATION RESISTORS

ALL R's ARE DNP
PLACE AT FPGA




- DDR3 D63 ■ 8,10
- DDR3 D62 ■ 8,10
- DDR3 D61 ■ 8,10
- DDR3 D60 ■ 8,10
- DDR3 D59 ■ 8,10
- DDR3 D58 ■ 8,10
- DDR3 D57 ■ 8,10
- DDR3 D56 ■ 8,10
- DDR3 D55 ■ 8,10
- DDR3 D54 ■ 8,10
- DDR3 D53 ■ 8,10
- DDR3 D52 ■ 8,10
- DDR3 D51 ■ 8,10
- DDR3 D50 ■ 8,10
- DDR3 D49 ■ 8,10
- DDR3 D48 ■ 8,10
- DDR3 D47 ■ 8,10
- DDR3 D46 ■ 8,10
- DDR3 D45 ■ 8,10
- DDR3 D44 ■ 8,10
- DDR3 D43 ■ 8,10
- DDR3 D42 ■ 8,10
- DDR3 D41 ■ 8,10
- DDR3 D40 ■ 8,10
- DDR3 D39 ■ 8,10
- DDR3 D38 ■ 8,10
- DDR3 D37 ■ 8,10
- DDR3 D36 ■ 8,10
- DDR3 D35 ■ 8,10
- DDR3 D34 ■ 8,10
- DDR3 D33 ■ 8,10
- DDR3 D32 ■ 8,10



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD DDR3 SODIMM TERM. RESISTORS | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 12 of 51 | Drawn By DN |

DDR3 SODIMM J1 MEMORY DECOUPLING CAPACITORS



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
DDR3 SODIMM DECOUPLING

Date: 9-20-2012_14:39 Ver: 1.0


Sheet Size: B Rev: 01

Sheet 13 of 51 Drawn By DN






BANK 14 XC7A200TFBG676

| | | | |
|--------------------------------|-----|---------------------|------------|
| IO_0_14_M19 | M19 | SI5324_INT_ALM_B | 16 |
| R14 | R14 | FLASH_D0 | 4 |
| IO_L1N_T0_D00_MOSI_14_R14 | R15 | FLASH_D1 | 4 |
| IO_L1N_T0_D01_DIN_14_R15 | P14 | FLASH_D2 | 4 |
| IO_L2P_T0_D02_14_P14 | N14 | FLASH_D3 | 4 |
| IO_L2N_T0_D03_14_N14 | P15 | CTRL2_PWRGOOD | 24, 39, 45 |
| IO_L3P_T0_DQS_PUDC_B_14_P15 | P16 | FPGA_EMCCLK | 3 |
| IO_L3N_T0_DQS_EMCCLK_14_P16 | N16 | FMCI_HPC_PRST M2C_B | 24, 26 |
| IO_L4P_T0_D04_14_N16 | N17 | FMCI_HPC_PG M2C | 25 |
| IO_L4N_T0_D05_14_N17 | R16 | FMC_VADJ_ON_B | 45 |
| IO_L5P_T0_D06_14_R16 | R17 | IIC_MUX_RESET_B | 6 |
| IO_L5N_T0_D07_14_R17 | P18 | QSPI_IC_CS_B | 4 |
| IO_L6P_T0_FCS_B_14_P18 | N18 | IIC_SCL_MAIN | 6 |
| IO_L6N_T0_D08_VREF_14_N18 | K25 | IIC_SDA_MAIN | 6 |
| IO_L7P_T1_D09_14_K25 | K26 | PCIE_WAKE_B | 28 |
| IO_L7N_T1_D10_14_K26 | M20 | PCIE_PERST | 28 |
| IO_L8P_T1_D11_14_M20 | L20 | LCD_E_LS | 14 |
| IO_L8N_T1_D12_14_L20 | L24 | LCD_RW_LS | 14 |
| IO_L9P_T1_DQS_14_L24 | L25 | LCD_DB4_LS | 14 |
| IO_L9N_T1_DQS_D13_14_L25 | M24 | LCD_DB5_LS | 14 |
| IO_L10P_T1_D14_14_M24 | M25 | LCD_DB6_LS | 14 |
| IO_L10N_T1_D15_14_M25 | L22 | LCD_DB7_LS | 14 |
| IO_L11P_T1_SRCC_14_L22 | L23 | LCD_RS_LS | 14 |
| IO_L11N_T1_SRCC_14_L23 | M21 | USER_CLOCK_P | 3 |
| IO_L12P_T1_MRCC_14_M21 | M22 | USER_CLOCK_N | 3 |
| IO_L12N_T1_MRCC_14_M22 | N21 | ROTARY_PUSH | 21 |
| IO_L13P_T2_MRCC_14_N21 | N22 | ROTARY_INCA | 21 |
| IO_L13N_T2_MRCC_14_N22 | P20 | ROTARY_INCB | 21 |
| IO_L14P_T2_SRCC_14_P20 | P21 | SDIO_CD_DAT3 | 14 |
| IO_L14N_T2_SRCC_14_P21 | N23 | SDIO_CMD | 14 |
| IO_L15P_T2_DQS_RDWR_B_14_N23 | N24 | SDIO_CLK | 14 |
| IO_L15N_T2_DQSDOUT_CSOB_14_N24 | P19 | SDIO_DAT0 | 14 |
| IO_L16P_T2_CSI_B_14_P19 | N19 | SDIO_DAT1 | 14 |
| IO_L16N_T2_A15_D31_14_N19 | P23 | SDIO_DAT2 | 14 |
| IO_L17P_T2_A14_D30_14_P23 | P24 | SDIO_SDDDET | 14 |
| IO_L17N_T2_A13_D29_14_P24 | R20 | SDIO_SDWP | 14 |
| IO_L18P_T2_A12_D28_14_R20 | R21 | PMBUS_CLK_LS | 14 |
| IO_L18N_T2_A11_D27_14_R21 | R25 | PMBUS_DATA_LS | 14 |
| IO_L19P_T3_A10_D26_14_R25 | P25 | PMBUS_CTRL_LS | 14 |
| IO_L19N_T3_A09_D25_VREF_14_P25 | N26 | PMBUS_ALERT_LS | 14 |
| IO_L20P_T3_A08_D24_14_N26 | M26 | GPIO_LED_0 | 21 |
| IO_L20N_T3_A07_D23_14_M26 | T24 | GPIO_LED_1 | 21 |
| IO_L21P_T3_DQS_14_T24 | T25 | GPIO_LED_2 | 21 |
| IO_L21N_T3_DQS_A06_D22_14_T25 | R26 | GPIO_LED_3 | 21 |
| IO_L22P_T3_A05_D21_14_R26 | P26 | PMOD_0 | 21 |
| IO_L22N_T3_A04_D20_14_P26 | T22 | PMOD_1 | 21 |
| IO_L23P_T3_A03_D19_14_T22 | R22 | PMOD_2 | 21 |
| IO_L23N_T3_A02_D18_14_R22 | T23 | PMOD_3 | 21 |
| IO_L24P_T3_A01_D17_14_T23 | R23 | SFP_LOS | 20 |
| IO_L24N_T3_A00_D16_14_R23 | R18 | SFP_TX_DISABLE | 20 |
| IO_25_14_R18 | | | |


PWRCTL1_VCC4B_PG
CTRL2_PWRGOOD from TI controller U9
indicates both VCC3V3 and VCCO_VADJ
FMC power rails are OK



U1 SOC_IRON_FG676



PMBUS Isolation




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|--|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD GPIO BANK14, SD SOCKET, LCD IF | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 14 of 51 | Drawn By DN |


CONFIGURATION MAPPING

| PIN | SETTING | CONFIGURATION |
|---------|-----------|-----------------------|
| CONFIG0 | VCCO_MIO1 | PHYAD[1]=1 PHYAD[0]=1 |
| CONFIG1 | EPHY_LED0 | PHYAD[3]=0 PHYAD[2]=1 |
| CONFIG2 | GND | ENA_XC=0 PHYAD[4]=0 |
| | EPHY_LED0 | ENA_XC=0 PHYAD[4]=1 |
| CONFIG3 | VCCO_MIO1 | ENA_XC=1 PHYAD[4]=1 |
| | GND | RGMII_TX=0 RGMII_RX=0 |
| | EPHY_LED0 | RGMII_TX=0 RGMII_RX=1 |
| CONFIG3 | EPHY_LED1 | RGMII_TX=1 RGMII_RX=0 |
| | VCCO_MIO1 | RGMII_TX=1 RGMII_RX=1 |


GEM / MDIO - POWER & DECOUPLING




MAGNETICS / RJ45




AVDDX, AVDDR, AVDDC




AVDD






VDDO, VDDOR



1 TEST PORT: IF USING THE TEST PORT INSTALL 49.9 OHM PULLDOWN RESISTORS ON HSDAC_P AND HSDAC_N.
 2 SEE CONFIGURATION MAPPING TABLE FOR JUMPER SETTINGS









PHY POWER SYMBOL & CAPS MOVED TO PG. 16




GEM / MDIO

| | | |
|---|----------|---|
| | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD 10/100/1000 PHY | | |
| Date: 10-9-2012_15:53 | Ver: 1.0 | |
| Sheet Size: B | Rev: 01 | |
| Sheet 15 of 51 | Drawn By | DN |



3 DVDD 1.2V IS SUPPLIED INTERNALLY. DVDD PINS 5,13,40,47 ARE FOR EXTERNAL CAPS



5324 Clock Recovery




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD SI5324 CLOCK RECOVERY | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 16 of 51 | Drawn By DN |



BANK 13 XC7A200TFBG676

| | | | |
|------------------------|------|-------------------|----|
| IO_0_T0_13_U24 | U24 | HDMI R D21 | 19 |
| IO_L1P_T0_13_U25 | U25 | HDMI R D16 | 19 |
| IO_L1N_T0_13_U26 | U26 | HDMI R D11 | 19 |
| IO_L2P_T0_13_V26 | V26 | HDMI R D7 | 19 |
| IO_L2N_T0_13_W26 | W26 | HDMI R D8 | 19 |
| IO_L3P_T0_DQS_13_AB26 | AB26 | HDMI R DE | 19 |
| IO_L3N_T0_DQS_13_AC26 | AC26 | HDMI R VSYNC | 19 |
| IO_L4P_T0_13_W25 | W25 | HDMI R D9 | 19 |
| IO_L4N_T0_13_Y26 | Y26 | HDMI R D6 | 19 |
| IO_L5P_T0_13_Y25 | Y25 | HDMI R D5 | 19 |
| IO_L5N_T0_13_AA25 | AA25 | HDMI R D29 | 19 |
| IO_L6P_T0_13_V24 | V24 | HDMI R D17 | 19 |
| IO_L6N_T0_VREF_13_W24 | W24 | HDMI R D10 | 19 |
| IO_L7P_T1_13_AA24 | AA24 | HDMI R D4 | 19 |
| IO_L7N_T1_13_AB25 | AB25 | HDMI R D30 | 19 |
| IO_L8P_T1_13_AA22 | AA22 | HDMI R HSYNC | 19 |
| IO_L8N_T1_13_AA23 | AA23 | HDMI R D28 | 19 |
| IO_L9P_T1_DQS_13_AB24 | AB24 | HDMI R D32 | 19 |
| IO_L9N_T1_DQS_13_AC24 | AC24 | HDMI R D31 | 19 |
| IO_L10P_T1_13_V23 | V23 | HDMI R D23 | 19 |
| IO_L10N_T1_13_W23 | W23 | HDMI R D19 | 19 |
| IO_L11P_T1_SRCC_13_Y22 | Y22 | HDMI R D33 | 19 |
| IO_L11N_T1_SRCC_13_Y23 | Y23 | HDMI R D34 | 19 |
| IO_L12P_T1_MRCC_13_U22 | U22 | PHY TX CLK | 15 |
| IO_L12N_T1_MRCC_13_V22 | V22 | HDMI R D35 | 19 |
| IO_L13P_T2_MRCC_13_U21 | U21 | PHY RX CLK | 15 |
| IO_L13N_T2_MRCC_13_V21 | V21 | HDMI R CLK | 15 |
| IO_L14P_T2_SRCC_13_W21 | W21 | HDMI INT | 19 |
| IO_L14N_T2_SRCC_13_Y21 | Y21 | HDMI R SPDIF | 18 |
| IO_L15P_T2_DQS_13_T20 | T20 | HDMI SPDIF OUT LS | 17 |
| IO_L15N_T2_DQS_13_U20 | U20 | HDMI R D18 | 19 |
| IO_L16P_T2_13_W20 | W20 | HDMI R D20 | 19 |
| IO_L16N_T2_13_Y20 | Y20 | HDMI R D22 | 19 |
| IO_L17P_T2_13_T19 | T19 | USB UART TX | 5 |
| IO_L17N_T2_13_U19 | U19 | USB UART RX | 5 |
| IO_L18P_T2_13_V19 | V19 | USB UART RTS | 5 |
| IO_L18N_T2_13_W19 | W19 | USB UART CTS | 5 |
| IO_L19P_T3_13_V18 | V18 | PHY RESET B | 5 |
| IO_L19N_T3_VREF_13_W18 | W18 | PHY MDC | 15 |
| IO_L20P_T3_13_T14 | T14 | PHY MDIO | 15 |
| IO_L20N_T3_13_T15 | T15 | PHY TX CTRL | 15 |
| IO_L21P_T3_DQS_13_T17 | T17 | PHY TXD3 | 15 |
| IO_L21N_T3_DQS_13_T18 | T18 | PHY TXD2 | 15 |
| IO_L22P_T3_13_U15 | U15 | PHY TXD1 | 15 |
| IO_L22N_T3_13_U16 | U16 | PHY TXD0 | 15 |
| IO_L23P_T3_13_U14 | U14 | PHY RX CTRL | 15 |
| IO_L23N_T3_13_V14 | V14 | PHY RXD3 | 15 |
| IO_L24P_T3_13_V16 | V16 | PHY RXD2 | 15 |
| IO_L24N_T3_13_V17 | V17 | PHY RXD1 | 15 |
| IO_25_T3_U17 | U17 | PHY RXD0 | 15 |





U1


SOC_IRON_FG676




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502


| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD BANK13 HDIM/EPHY IF | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 17 of 51 | Drawn By DN |





| ADV7511 HDMI CODEC | |
|---|-------------|
|  | |
| ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 | |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD ADV7511 HDMI CODEC | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 18 of 51 | Drawn By DN |



Place series Rs at FPGA




| HDMI CONNECTOR | |
|--|-------------|
|  | |
| ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 | |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD HDMI CONN. P2, HDMI SERIES R's | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 19 of 51 | Drawn By DN |



IIC Address = 0b1010000 (0x50)

1-2: FULL BW RX
2-3: LOW BW RX

1-2: FULL BW TX
2-3: LOW BW TX




SFP+ Connector and Cage




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD SFP+ CONN. P3 | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 20 of 51 | Drawn By DN |



Rotary Switch




4-Pole DIP Switch



LEDs near top edge



Directional Push-Buttons




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|--|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD GPIO SWITCHES and LEDs | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 21 of 51 | Drawn By DN |

BANK 16 XC7A200TFBG676

| | | | |
|------------------------|-----|---------------------|----|
| IO_0_16_H17 | H17 | XADC_GPIO_0 | 29 |
| IO_L1P_T0_16_H14 | H14 | FMCI_HPC_LA02_P | 26 |
| IO_L1N_T0_16_H15 | H15 | FMCI_HPC_LA02_N | 26 |
| IO_L2P_T0_16_G17 | G17 | FMCI_HPC_LA03_P | 25 |
| IO_L2N_T0_16_F17 | F17 | FMCI_HPC_LA03_N | 25 |
| IO_L3P_T0_DQS_16_F18 | F18 | FMCI_HPC_LA04_P | 26 |
| IO_L3N_T0_DQS_16_F19 | F19 | FMCI_HPC_LA04_N | 26 |
| IO_L4P_T0_16_G15 | G15 | FMCI_HPC_LA05_P | 24 |
| IO_L4N_T0_16_F15 | F15 | FMCI_HPC_LA05_N | 24 |
| IO_L5P_T0_16_G19 | G19 | FMCI_HPC_LA06_P | 24 |
| IO_L5N_T0_16_F20 | F20 | FMCI_HPC_LA06_N | 24 |
| IO_L6P_T0_16_H16 | H16 | FMCI_HPC_LA07_P | 26 |
| IO_L6N_T0_VREF_16_G16 | G16 | FMCI_HPC_LA07_N | 26 |
| IO_L7P_T1_16_C17 | C17 | FMCI_HPC_LA08_P | 25 |
| IO_L7N_T1_16_B17 | B17 | FMCI_HPC_LA08_N | 25 |
| IO_L8P_T1_16_E16 | E16 | FMCI_HPC_LA09_P | 24 |
| IO_L8N_T1_16_D16 | D16 | FMCI_HPC_LA09_N | 24 |
| IO_L9P_T1_DQS_16_A17 | A17 | FMCI_HPC_LA10_P | 24 |
| IO_L9N_T1_DQS_16_A18 | A18 | FMCI_HPC_LA10_N | 24 |
| IO_L10P_T1_16_B19 | B19 | FMCI_HPC_LA11_P | 26 |
| IO_L10N_T1_16_A19 | A19 | FMCI_HPC_LA11_N | 26 |
| IO_L11P_T1_SRCC_16_E17 | E17 | FMCI_HPC_LA01_CC_P | 24 |
| IO_L11N_T1_SRCC_16_E18 | E18 | FMCI_HPC_LA01_CC_N | 24 |
| IO_L12P_T1_MRCC_16_D18 | D18 | FMCI_HPC_LA00_CC_P | 24 |
| IO_L12N_T1_MRCC_16_C18 | C18 | FMCI_HPC_LA00_CC_N | 25 |
| IO_L13P_T2_MRCC_16_D19 | D19 | FMCI_HPC_CLK0_M2C_P | 25 |
| IO_L13N_T2_MRCC_16_C19 | C19 | FMCI_HPC_CLK0_M2C_N | 26 |
| IO_L14P_T2_SRCC_16_E20 | E20 | FMCI_HPC_LA12_P | 25 |
| IO_L14N_T2_SRCC_16_D20 | D20 | FMCI_HPC_LA12_N | 25 |
| IO_L15P_T2_DQS_16_B20 | B20 | FMCI_HPC_LA13_P | 24 |
| IO_L15N_T2_DQS_16_A20 | A20 | FMCI_HPC_LA13_N | 24 |
| IO_L16P_T2_16_C21 | C21 | FMCI_HPC_LA14_P | 24 |
| IO_L16N_T2_16_B21 | B21 | FMCI_HPC_LA14_N | 24 |
| IO_L17P_T2_16_B22 | B22 | FMCI_HPC_LA15_P | 26 |
| IO_L17N_T2_16_A22 | A22 | FMCI_HPC_LA15_N | 26 |
| IO_L18P_T2_16_E21 | E21 | FMCI_HPC_LA16_P | 25 |
| IO_L18N_T2_16_D21 | D21 | FMCI_HPC_LA16_N | 25 |
| IO_L19P_T3_16_C22 | C22 | NC | |
| IO_L19N_T3_VREF_16_C23 | C23 | NC | |
| IO_L20P_T3_16_B25 | B25 | XADC_MUX_ADDR0_LS | 37 |
| IO_L20N_T3_16_A25 | A25 | XADC_MUX_ADDR1_LS | 37 |
| IO_L21P_T3_DQS_16_A23 | A23 | XADC_MUX_ADDR2_LS | 37 |
| IO_L21N_T3_DQS_16_A24 | A24 | PCIE_MGT_CLK_SEL0 | 30 |
| IO_L22P_T3_16_C26 | C26 | PCIE_MGT_CLK_SEL1 | 30 |
| IO_L22N_T3_16_B26 | B26 | SFP_MGT_CLK_SEL0 | 30 |
| IO_L23P_T3_16_C24 | C24 | SFP_MGT_CLK_SEL1 | 30 |
| IO_L23N_T3_16_B24 | B24 | SI5324_RST_LS_B | 22 |
| IO_L24P_T3_16_D23 | D23 | REC_CLOCK_C_P | 16 |
| IO_L24N_T3_16_D24 | D24 | REC_CLOCK_C_N | 16 |
| IO_25_16_E22 | E22 | XADC_GPIO_1 | 29 |




U1

SOC_IRON_FG676


BANK 15 XC7A200TFBG676

| | | | |
|-----------------------------|-----|---------------------|----|
| IO_0_15_K18 | K18 | XADC_GPIO_2 | 29 |
| IO_L1P_T0_AD0P_15_K15 | K15 | XADC_VAUX0_R_P | 29 |
| IO_L1N_T0_AD0N_15_J16 | J16 | XADC_VAUX0_R_N | 29 |
| IO_L2P_T0_AD8P_15_J14 | J14 | XADC_VAUX8_R_P | 29 |
| IO_L2N_T0_AD8N_15_J15 | J15 | XADC_VAUX8_R_N | 29 |
| IO_L3P_T0_DQS_AD1P_15_K16 | K16 | XADC_AD1_R_P | 37 |
| IO_L3N_T0_DQS_AD1N_15_K17 | K17 | XADC_AD1_R_N | 37 |
| IO_L4P_T0_15_M14 | M14 | FMCI_HPC_LA19_P | 26 |
| IO_L4N_T0_15_L14 | L14 | FMCI_HPC_LA19_N | 26 |
| IO_L5P_T0_AD9P_15_M15 | M15 | XADC_AD9_R_P | 37 |
| IO_L5N_T0_AD9N_15_L15 | L15 | XADC_AD9_R_N | 37 |
| IO_L6P_T0_15_M16 | M16 | FMCI_HPC_LA20_P | 25 |
| IO_L6N_T0_VREF_15_M17 | M17 | FMCI_HPC_LA20_N | 25 |
| IO_L7P_T1_AD2P_15_J19 | J19 | FMCI_HPC_LA21_P | 26 |
| IO_L7N_T1_AD2N_15_H19 | H19 | FMCI_HPC_LA21_N | 26 |
| IO_L8P_T1_AD10P_15_L17 | L17 | FMCI_HPC_LA22_P | 25 |
| IO_L8N_T1_AD10N_15_L18 | L18 | FMCI_HPC_LA22_N | 25 |
| IO_L9P_T1_DQS_AD3P_15_K20 | K20 | FMCI_HPC_LA23_P | 24 |
| IO_L9N_T1_DQS_AD3N_15_J20 | J20 | FMCI_HPC_LA23_N | 24 |
| IO_L10P_T1_AD11P_15_J18 | J18 | FMCI_HPC_LA24_P | 26 |
| IO_L10N_T1_AD11N_15_H18 | H18 | FMCI_HPC_LA24_N | 26 |
| IO_L11P_T1_SRCC_15_G20 | G20 | FMCI_HPC_LA18_CC_P | 24 |
| IO_L11N_T1_SRCC_15_G21 | G21 | FMCI_HPC_LA18_CC_N | 24 |
| IO_L12P_T1_MRCC_15_K21 | K21 | FMCI_HPC_LA17_CC_P | 24 |
| IO_L12N_T1_MRCC_15_J21 | J21 | FMCI_HPC_LA17_CC_N | 24 |
| IO_L13P_T2_MRCC_15_H21 | H21 | FMCI_HPC_CLK1_M2C_P | 24 |
| IO_L13N_T2_MRCC_15_H22 | H22 | FMCI_HPC_CLK1_M2C_N | 25 |
| IO_L14P_T2_SRCC_15_J23 | J23 | USER_SMA_CLOCK_P | 3 |
| IO_L14N_T2_SRCC_15_H23 | H23 | USER_SMA_CLOCK_N | 3 |
| IO_L15P_T2_DQS_15_G22 | G22 | FMCI_HPC_LA25_P | 25 |
| IO_L15N_T2_DQS_ADV_B_15_F22 | F22 | FMCI_HPC_LA25_N | 25 |
| IO_L16P_T2_A28_15_J24 | J24 | FMCI_HPC_LA26_P | 24 |
| IO_L16N_T2_A27_15_H24 | H24 | FMCI_HPC_LA26_N | 24 |
| IO_L17P_T2_A26_15_F23 | F23 | FMCI_HPC_LA27_P | 24 |
| IO_L17N_T2_A25_15_E23 | E23 | FMCI_HPC_LA27_N | 24 |
| IO_L18P_T2_A24_15_K22 | K22 | FMCI_HPC_LA28_P | 26 |
| IO_L18N_T2_A23_15_K23 | K23 | FMCI_HPC_LA28_N | 26 |
| IO_L19P_T3_A22_15_G24 | G24 | FMCI_HPC_LA29_P | 25 |
| IO_L19N_T3_A21_VREF_15_F24 | F24 | FMCI_HPC_LA29_N | 25 |
| IO_L20P_T3_A20_15_E25 | E25 | FMCI_HPC_LA30_P | 26 |
| IO_L20N_T3_A19_15_D25 | D25 | FMCI_HPC_LA30_N | 26 |
| IO_L21P_T3_DQS_15_E26 | E26 | FMCI_HPC_LA31_P | 25 |
| IO_L21N_T3_DQS_A18_15_D26 | D26 | FMCI_HPC_LA31_N | 25 |
| IO_L22P_T3_A17_15_H26 | H26 | FMCI_HPC_LA32_P | 26 |
| IO_L22N_T3_A16_15_G26 | G26 | FMCI_HPC_LA32_N | 26 |
| IO_L23P_T3_FOE_B_15_G25 | G25 | FMCI_HPC_LA33_P | 25 |
| IO_L23N_T3_FWE_B_15_F25 | F25 | FMCI_HPC_LA33_N | 25 |
| IO_L24P_T3_RS1_15_J25 | J25 | SM_FAN_TACH | 38 |
| IO_L24N_T3_RS0_15_J26 | J26 | SM_FAN_PWM | 38 |
| IO_25_15_L19 | L19 | XADC_GPIO_3 | 29 |



U1

SOC_IRON_FG676



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
BANKS15,16 HPC FMC and XADC IF

Date: 9-20-2012_14:39 Ver: 1.0


Sheet Size: B Rev: 01

Sheet 22 of 51 Drawn By DN

XC7A200T-FBG676 ONLY


SOC_IRON_FG676

BANK 12 XC7A200TFBG676




U1

SOC_IRON_FG676




ASSY P/N: 0431747
 PCB P/N: 1280669
 SCH P/N: 0381502


| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD BANK12 HPC FMC IF | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 23 of 51 | Drawn By DN |




J30
ASP_134486_01





J30
ASP_134486_01



J30
ASP_134486_01







J30
ASP_134486_01



ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows A, B, C, D

| | | |
|--|----------|---|
| | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FMC1 J30 ROWS A, B, C, D | | |
| Date: 9-20-2012_14:57 | Ver: 1.0 | |
| Sheet Size: B | Rev: 01 | |
| Sheet 24 of 51 | Drawn By | DN |






ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows E, F, G



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FMC1 J30 ROWS E, F, G | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 25 of 51 | Drawn By DN |




ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows H, J, K





ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FMC1 J30 ROWS H, J, K | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 26 of 51 | Drawn By DN |



ANSI/VITA 57.1 - Revised 2010
 FMC 1 HPC Header, GND

| | | |
|---|-----------------|---|
|  | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FMC1 J30 ROWS GND | | |
| Date: | 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: | B | Rev: 01 |
| Sheet | 27 of 51 | Drawn By: DN |






PCIE 4X Card Edge



ASSY P/N: 0431747
 PCB P/N: 1280669
 SCH P/N: 0381502

| | |
|--|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD PCIE 4X CARD EDGE CONN. P1 | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 28 of 51 | Drawn By DN |



XADC Header and Reference



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
XADC HDR. J19, XADC VREF.

| | |
|-----------------------|-------------|
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 29 of 51 | Drawn By DN |

BANK 213 XC7A200TFBG676

| | |
|-----------------------|----|
| MGTPTXP0_213_AC10 | 20 |
| MGTPTXN0_213_AD10 | 20 |
| MGTPRXP0_213_AC12 | 20 |
| MGTPRXN0_213_AD12 | 20 |
| MGTPTXP1_213_AE9 | 24 |
| MGTPTXN1_213_AF9 | 24 |
| MGTPRXP1_213_AE13 | 24 |
| MGTPRXN1_213_AF13 | 24 |
| MGTPTXP2_213_AC8 | 24 |
| MGTPTXN2_213_AD8 | 24 |
| MGTPRXP2_213_AC14 | 24 |
| MGTPRXN2_213_AD14 | 24 |
| MGTPTXP3_213_AE7 | 3 |
| MGTPTXN3_213_AF7 | 3 |
| MGTPRXP3_213_AE11 | 3 |
| MGTPRXN3_213_AF11 | 3 |
| MGTRREFCLK0P_213_AA13 | 30 |
| MGTRREFCLK0N_213_AB13 | 30 |
| MGTRREFCLK1P_213_AA11 | 30 |
| MGTRREFCLK1N_213_AB11 | 30 |
| MGTRREF_213_AF15 | 30 |

| | | |
|------|--------------------|----|
| AC10 | SFP_TX_P | 20 |
| AD10 | SFP_TX_N | 20 |
| AC12 | SFP_RX_P | 20 |
| AD12 | SFP_RX_N | 20 |
| AE9 | FMC1_HPC_DP0_C2M_P | 24 |
| AF9 | FMC1_HPC_DP0_C2M_N | 24 |
| AE13 | FMC1_HPC_DP0_M2C_P | 24 |
| AF13 | FMC1_HPC_DP0_M2C_N | 24 |
| AC8 | FMC1_HPC_DP1_C2M_P | 24 |
| AD8 | FMC1_HPC_DP1_C2M_N | 24 |
| AC14 | FMC1_HPC_DP1_M2C_P | 24 |
| AD14 | FMC1_HPC_DP1_M2C_N | 24 |
| AE7 | SMA_MGT_TX_P | 3 |
| AF7 | SMA_MGT_TX_N | 3 |
| AE11 | SMA_MGT_RX_P | 3 |
| AF11 | SMA_MGT_RX_N | 3 |
| AA13 | SFP_MGT_CLK0_C_P | 30 |
| AB13 | SFP_MGT_CLK0_C_N | 30 |
| AA11 | SFP_MGT_CLK1_C_P | 30 |
| AB11 | SFP_MGT_CLK1_C_N | 30 |
| AF15 | MGTRREF_213 | 30 |



U1 SOC_IRON_FG676

BANK 216 XC7A200TFBG676

| | |
|----------------------|----|
| MGTPTXP0_216_B7 | 28 |
| MGTPTXN0_216_A7 | 28 |
| MGTPRXP0_216_B11 | 28 |
| MGTPRXN0_216_A11 | 28 |
| MGTPTXP1_216_D8 | 28 |
| MGTPTXN1_216_C8 | 28 |
| MGTPRXP1_216_D14 | 28 |
| MGTPRXN1_216_C14 | 28 |
| MGTPTXP2_216_B9 | 28 |
| MGTPTXN2_216_A9 | 28 |
| MGTPRXP2_216_B13 | 28 |
| MGTPRXN2_216_A13 | 28 |
| MGTPTXP3_216_D10 | 28 |
| MGTPTXN3_216_C10 | 28 |
| MGTPRXP3_216_D12 | 28 |
| MGTPRXN3_216_C12 | 28 |
| MGTRREFCLK0P_216_F11 | 28 |
| MGTRREFCLK0N_216_E11 | 28 |
| MGTRREFCLK1P_216_F13 | 28 |
| MGTRREFCLK1N_216_E13 | 28 |
| MGTRREF_216_A15 | 28 |

| | | |
|-----|---------------|----|
| B7 | PCIE_TX3_P | 28 |
| A7 | PCIE_TX3_N | 28 |
| B11 | PCIE_RX3_P | 28 |
| A11 | PCIE_RX3_N | 28 |
| D8 | PCIE_TX2_P | 28 |
| C8 | PCIE_TX2_N | 28 |
| D14 | PCIE_RX2_P | 28 |
| C14 | PCIE_RX2_N | 28 |
| B9 | PCIE_TX1_P | 28 |
| A9 | PCIE_TX1_N | 28 |
| B13 | PCIE_RX1_P | 28 |
| A13 | PCIE_RX1_N | 28 |
| D10 | PCIE_TX0_P | 28 |
| C10 | PCIE_TX0_N | 28 |
| D12 | PCIE_RX0_P | 28 |
| C12 | PCIE_RX0_N | 28 |
| F11 | PCIE_CLK_Q0_P | 28 |
| E11 | PCIE_CLK_Q0_N | 28 |
| F13 | NC | 28 |
| E13 | NC | 28 |
| A15 | MGTRREF_216 | 28 |


U1 SOC_IRON_FG676



XILINX ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502


Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
MGT BANKS 213, 216, 2X CLOCK MUX

Date: 10-9-2012_15:53 Ver: 1.0
Sheet Size: B Rev: 01
Sheet 30 of 51 Drawn By DN




U1 SOC_IRON_FG676

Place scope test points close to FPGA








U1 SOC_IRON_FG676

Place scope test points close to FPGA



Place MGT 0.1uF caps within the FPGA via field on the bottom of the board, one for each MGT power pin/GND pin pair




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
MGT PWR. BANKS AVCC and AVTT


Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01


Sheet 31 of 51 Drawn By DN






U1 SOC_IRON_FG676



U1 SOC_IRON_FG676



U1 SOC_IRON_FG676



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|--|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FPGA CORE PWR. BANKS | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 32 of 51 | Drawn By DN |

SOC_IRON_FG676


BANK GND XC7A200TFBG676

K19 GND_K19
 P7 GND_P7
 AA26 GND_AA26
 A6 GND_A6
 A8 GND_A8
 A10 GND_A10
 A12 GND_A12
 A16 GND_A16
 AA6 GND_AA6
 A26 GND_A26
 AA14 GND_AA14
 AA16 GND_AA16
 A14 GND_A14
 AA9 GND_AA9
 AB8 GND_AB8
 AB9 GND_AB9
 AB10 GND_AB10
 AB3 GND_AB3
 AB14 GND_AB14
 AB23 GND_AB23
 AC7 GND_AC7
 AB12 GND_AB12
 AC15 GND_AC15
 AD6 GND_AD6
 AD9 GND_AD9
 AC20 GND_AC20
 AD16 GND_AD16
 AE4 GND_AE4
 AD11 GND_AD11
 AD13 GND_AD13
 AE6 GND_AE6
 AE15 GND_AE15
 AF6 GND_AF6
 AF8 GND_AF8
 AE24 GND_AE24
 AF1 GND_AF1
 AF12 GND_AF12
 AF14 GND_AF14
 AF16 GND_AF16
 AF21 GND_AF21
 AF10 GND_AF10
 B6 GND_B6
 B15 GND_B15
 B16 GND_B16
 B3 GND_B3
 B23 GND_B23
 C9 GND_C9
 C6 GND_C6
 C13 GND_C13
 C11 GND_C11
 C16 GND_C16
 T11 GND_T11
 C20 GND_C20
 D7 GND_D7
 D15 GND_D15
 D17 GND_D17
 V5 GND_V5
 E7 GND_E7
 E8 GND_E8

E4 GND_E4
 E9 GND_E9
 E24 GND_E24
 F9 GND_F9
 F14 GND_F14
 F21 GND_F21
 E10 GND_E10
 E12 GND_E12
 E14 GND_E14
 E15 GND_E15
 G11 GND_G11
 G12 GND_G12
 G10 GND_G10
 H5 GND_H5
 H25 GND_H25
 J2 GND_J2
 J12 GND_J12
 G13 GND_G13
 G18 GND_G18
 K11 GND_K11
 K13 GND_K13
 J22 GND_J22
 K9 GND_K9
 L12 GND_L12
 L16 GND_L16
 L26 GND_L26
 M3 GND_M3
 M9 GND_M9
 L6 GND_L6
 L10 GND_L10
 M13 GND_M13
 N20 GND_N20
 F1 GND_F1
 M23 GND_M23
 N10 GND_N10
 R4 GND_R4
 R10 GND_R10
 P9 GND_P9
 P13 GND_P13
 T1 GND_T1
 T9 GND_T9
 R24 GND_R24
 U8 GND_U8
 U10 GND_U10
 U12 GND_U12
 U18 GND_U18
 T13 GND_T13
 P17 GND_P17
 T21 GND_T21
 V15 GND_V15
 V25 GND_V25
 W2 GND_W2
 V13 GND_V13
 Y10 GND_Y10
 Y11 GND_Y11
 Y12 GND_Y12
 Y13 GND_Y13
 Y19 GND_Y19
 W12 GND_W12
 W22 GND_W22

VCCINT

VCCINT



42x0.47uF

U1

SOC_IRON_FG676



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
FPGA PWR. BANK GND

Date: 9-20-2012_14:39 Ver: 1.0


Sheet Size: B Rev: 01

Sheet 33 of 51 Drawn By DN


XADC I/F MONITORING CIRCUIT PAGE 1

VCCINT 0A-10A => CS = 0V - 1.009V G=20, Rg=5.21K
 VCCINT 0A-4A => CS = 0V - 0.996V G=50, Rg=2.05K
 J11 ON = 4A RANGE
 J11 OFF = 10A RANGE


Rsense IR drop




VCCAUX 0A-6.0A => CS = 0V - 0.9124V
 G=30, Rg=3.40K



VCCBRAM 0A-1.8A => CS = 0V - 0.9090V
 G=100, Rg=1.00K




FPGA_1V5 0A-6.0A => CS = 0V - 0.6036V
 G=20, Rg=5.23K




CONTROLLER #1


OP AMP SUPPLY





3.3V IMMEDIATE ON FIXED SUPPLY



| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD XADC MON. OP AMPS | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 34 of 51 | Drawn By DN |



| | | |
|---|-------------|---|
| | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD XADC MON. OP AMPS | | |
| Date: 9-20-2012_14:39 | Ver: 1.0 | |
| Sheet Size: B | Rev: 01 | |
| Sheet 35 of 51 | Drawn By DN | |



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502












Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
XADC MON. OP AMPS

Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01



Sheet 36 of 51 Drawn By DN

XADC I/F MONITORING CIRCUIT PAGE 4




| | | | |
|--|-------------|---|--|
| | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 | |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD XADC MON. 2X MUX | | | |
| Date: 9-20-2012_14:39 | Ver: 1.0 | | |
| Sheet Size: B | Rev: 01 | | |
| Sheet 37 of 51 | Drawn By DN | | |

POWER SYSTEM SCHEMATIC STARTS HERE




AC701 POWER SYSTEM CONFIGURATION

| CTRL REF | PAGE | PMBUS ADDR/RAIL | NET NAME | VOLTAGE | VREG-TYPE | MAX I |
|-----------|-----------|-----------------|-----------|--------------|--------------|-------|
| #1 U8 | PG 39 101 | UCD90120A | 4 RAILS: | | | |
| | PG 40 101 | 1 | VCCINT | 1.0V | LMZ12010 U49 | 10A |
| | PG 41 101 | 2 | VCCAUX | 1.8V | TPS84621 U53 | 6A |
| | PG 42 101 | 3 | VCCBRAM | 1.0V | TPS84320 U54 | 3A |
| PG 43 101 | 4 | FPGA_1V5 | 1.5V | TPS84621 U55 | 6A | |
| #2 U9 | PG 45 102 | UCD90120A | 5 RAILS: | | | |
| | PG 46 102 | 1 | VCCO_VADJ | 2.5V | TPS84621 U56 | 6A |
| | PG 47 102 | 2 | FPGA_1V8 | 1.8V | TPS84320 U57 | 3A |
| | PG 48 102 | 3 | FPGA_3V3 | 3.3V | TPS84621 U58 | 6A |
| | PG 49 102 | 4 | MGTAVCC | 1.0V | TPS84320 U59 | 3A |
| PG 49 102 | 5 | MGTAVTT | 1.2V | TPS84320 U60 | 3A | |



Power Connector and switch, PMBus Header

| | | |
|--|----------|---|
| | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD POWER CONN., SWITCH, PMBUS HEADER, FAN CONTROL | | |
| Date: 12-3-2012_12:58 | Ver: 1.0 | |
| Sheet Size: B | Rev: 01 | |
| Sheet 38 of 51 | Drawn By | DN |



XILINX


ASSY P/N: 0431747
 PCB P/N: 1280669
 SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
 AC701 EVALUATION BOARD
 UCD90120A CTRL #1 ADDR 101

Date: 10-24-2012_11:45 Ver: 1.0
 Sheet Size: B Rev: 01
 Sheet 39 of 51 Drawn By DN

CTRL1 SHUTDOWN ENABLE
 HI = CLOSE SWITCH, ENABLE S/D
 LO = OPEN SWITCH, INHIBIT S/D

N.O. SWITCH
 RON=5 OHMS



Note 1: See LMZ22010 datasheet pg. 22 for AGND connection to GND

Note 2: See LMZ22010 datasheet pg. 22 for CAP placement


See LMZ22010 datasheet pg. 22 for R_{fb} V_{out}-set resistor placement close to package

VCCINT_SENSE_P
TO CONTROLLER ONLY
(INTERNAL XADC FOR VCCINT)

LOW-POWER MODE SELECT
LOW_PWR_SEL = HI = 0.9V VCCINT
LOW_PWR_SEL = LOW = 1.0V VCCINT

VCCINT 0A-10A => CS = 0V - 2.01V
G=40.22, R_g=2.55K


PLACE REMOTE SENSE Z-SHORT
CLOSE TO FPGA POWER PIN



VCCAUX 1.8V



| | | |
|--|----------|---|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCCAUX REGULATOR | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Date: 9-20-2012_14:39 | Ver: 1.0 | |
| Sheet Size: B | Rev: 01 | |
| Sheet 41 of 51 | Drawn By | DN |



VCCBRAM 1.0V



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCCBRAM REGULATOR | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 42 of 51 | Drawn By DN |

VCCBRAM 0A-1.8A => CS = 0V - 1.996V
G=221.7, Rg=453

REMOTE SENSE Z-SHORT PLACED
CLOSE TO FPGA POWER PIN


TO CONTROLLER ONLY
(INTERNAL XADC FOR VCCBRAM)

See TPS84621 datasheet
pg. 23 for PGND-AGND short

VCCBRAM 0A-1.8A => CS = 0V - 1.996V
G=221.7, Rg=453


VCCBRAM 1.0V 3A MAX

XADC TAP



FPGA_1V5 0A-6A => CS = 0V - 2.03V
 G=67.67, Rg=1.50K


FPGA_1V5




ASSY P/N: 0431747
 PCB P/N: 1280669
 SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCCO FPGA_1V5 REGULATOR | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 43 of 51 | Drawn By DN |

DDR3 SODIMM TERM. REGULATOR, 0.75v @ 3A




DDR3 SODIMM MEM. TERM. RESISTOR REGULATOR, 0.75v @ 3A



ASSY P/N: 0431747
 PCB P/N: 1280669
 SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD DDR3 MEMORY TERM. REGULATOR | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 44 of 51 | Drawn By DN |




FPGA 1.8V, FPGA & SYSTEM 3.3V GTP POWER



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD UCD90120A CTRLR #2 ADDR 102 | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 45 of 51 | Drawn By DN |



See TPS84621 datasheet pg. 23 for PGND-AGND short

VCCO_VADJ 2.5V SCALED TO 1.515V (SCALE FACTOR = 0.606)

CAN BE PLACED AT CONTROLLER USER

VCCO_VADJ 0A-3.2A => CS = 0V - 2.001V
 $G=125.07, R_g=806$

FMC VCCO_VADJ VOLTAGE SELECT


| FMC_ADJ_SEL[1] | FMC_ADJ_SEL[0] | VCCO_ADJ (V) |
|----------------|----------------|--------------|
| 0 | 0 | 2.5V |
| 0 | 1 | 1.8V |
| 1 | 0 | 3.3V |
| 1 | 1 | 3.3V |

VCCO_VADJ 2.5V



ASSY P/N: 0431747
 PCB P/N: 1280669
 SCH P/N: 0381502

| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCCO_VADJ REGULATOR | |
| Date: 9-28-2012_8:54 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 46 of 51 | Drawn By DN |




VCC1V8 & FPGA_1V8



| | | |
|--|----------|---|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FPGA_1V8 REGULATOR | | ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502 |
| Date: 9-20-2012_14:39 | Ver: 1.0 | |
| Sheet Size: B | Rev: 01 | |
| Sheet 47 of 51 | Drawn By | DN |

FPGA_1V8 0A-3.2A => CS = 0V - 2.001V
G=125.07, Rg=806




SHARED VCC1V8 1.8V 3A SHARED MAX

SHARED VCC1V8 1.8V 3A SHARED MAX

REMOTE SENSE Z-SHORT PLACED
CLOSE TO FPGA POWER PIN

See TPS84621 datasheet
pg. 23 for PGND-AGND short

XADC TAP



VCC3V3 3.3V SCALED TO 2.00V
(SCALE FACTOR = 0.606)
CAN BE PLACED AT CONTROLLER U9


FPGA_3V3 0A-3.2A => CS = 0V - 2.001V
G=125.07, Rg=806

FPGA_3V3 & VCC3V3 3.3V



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

| | |
|--|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCC3V3 REGULATOR | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 48 of 51 | Drawn By DN |





MGTAVCC 0A-3A => CS = 0V - 2.015V
 $G=134.3, R_g=750$

MGTAVCC 1.0V




| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD MGTAVCC REGULATOR | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 49 of 51 | Drawn By DN |



REMOTE SENSE Z-SHORT PLACED
CLOSE TO FPGA POWER PIN

TI DERIVED BULK FILTERING TO MEET 10MV MAX RIPPLE

See TPS84621 datasheet
pg. 23 for PGND-AGND short



REMOTE SENSE Z-SHORT PLACED
CLOSE TO FPGA POWER PIN


TI DERIVED BULK FILTERING TO MEET 10MV MAX RIPPLE

MGTAVTT 0A-1.5A => CS = 0V - 2.013V
G=268.4, Rg=374


MGTAVTT 1.2V



| | |
|---|-------------|
| Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD MGTAVTT REGULATOR | |
| Date: 9-20-2012_14:39 | Ver: 1.0 |
| Sheet Size: B | Rev: 01 |
| Sheet 50 of 51 | Drawn By DN |




XADC TAP



DDR3_SODIMM

CBL1



PCie Adapter Cable


PCIE_ADAPTER_CABLE

CBL2



Power Cord

PC_POWER_CABLE



PWR_BRICK_12V


CBL3



USB Mini-B Cable


USB_MINIB_CABLE

CBL4




USB Micro-B Cable


USB_MICRO_CABLE



AC701_PCIE_PLATE
MANF=PURCELL
MANF_P/N=P1155-0003




PCIE_POWER_STICKER



LCD Mounting HW

STANDOFF_10MM




MSO9

STANDOFF_10MM




MSO7

STANDOFF_10MM



MSO8

MACHINE_SCREW_M2_5



MS12

MACHINE_SCREW_M2_5




MS7

MACHINE_SCREW_M2_5



MS8

MACHINE_SCREW_M2_5



MS9

MACHINE_SCREW_M2_5




MS10

MACHINE_SCREW_M2_5




MS11

MH_110_135




MH9

MH_110_135











MH7

MH_110_135



MH8



Mechanical Components



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
MECHANICALS

Date: 9-20-2012_14:57

Ver: 1.0

Sheet Size: B

Rev: 01

Sheet 51 of 51

Drawn By DN