

**XTP065** 

#### SP605 PCIe x1 Gen1 Design Creation

**March 2012** 



# **Revision History**

Date	Version	Description
03/16/12	13.4	Recompiled under 13.4.
10/26/11	13.3	Recompiled under 13.3.
07/06/11	13.2	Recompiled under 13.2.
03/01/11	13.1	Recompiled under 13.1.
12/21/10	12.4	Recompiled under 12.4.
10/05/10	12.3	Recompiled under 12.3.
07/23/10	12.2	Recompiled under 12.2.

#### © Copyright 2012 Xilinx, Inc. All Rights Reserved.

XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.



#### **Overview**

- Spartan-6 PCle x1 Gen1 Capability
- Xilinx SP605 Board
- Software Requirements
- Generate PCIe Core
- Compile PCIe Core
- Program SPI Flash with PCIe Design
- SP605 Setup
- Running the PCIe x1 Gen1 Design
- References
  - IP Release Notes Guide <u>XTP025</u>

### **Spartan-6 PCIe x1 Gen1 Capability**

- Integrated Block for PCI Express
  - PCI Express Base 1.1 Specification
- Generation 1 (2.5 Gb/s) data rates
  - x1 Gen1 lane width
- Configurable for Endpoint
  - SP605 configured for Endpoint Applications
- GTP Transceivers implement a fully compliant PHY

- Large range of maximum payload size
  - 128 / 256 / 512 bytes
- Configurable BAR spaces
  - Up to 6 x 32 bit, 3 x 64 bit, or a combination
  - Memory or IO
  - BAR and ID filtering

### Xilinx SP605 Board



### **ISE Software Requirement**

Xilinx ISE 13.4 software





### **PciTree Software Requirement**

#### PciTree Bus Viewer

- Free download
- HLP.SYS must be copied to C:\WINDOWS\system32\drivers directory

#### About PciTree



PciTree Version 2.04c Michael Reusch

This software is distributed as shareware

#### Features:

Display PCIbus as tree uses "poidevs.txt" if present for VID and DID read Config Space of device (selected in tree view) edit Config Register (selected in dump view) read io/memory space of BAR (dbl clicked in dump view) edit content of BAR space (selected in memory list) Win95/98/ME and WinNT/2000 / XP >> for help see http://www.pcitree.de Win NT 5.01 (build:2600) OS: | Win32 on Windows NT Platform: Info: Service Pack 3 Version of poidevs.txt: ; PCI, AGP, PCI-X\_PCIe Vendors, Devices and Subsystems identification file.

; This is version 671 of this file; 22-01-2008 (D-M-Y).



X

OK

#### Open the CORE Generator

Start  $\rightarrow$  All Programs  $\rightarrow$  Xilinx ISE Design Suite 13.4  $\rightarrow$ 

ISE Design Tools  $\rightarrow$  Tools  $\rightarrow$  CORE Generator

■ Create a new project; select File → New Project

🌂 x	ilinx C	ORE Gen	erator - No	o Proje	ect									
<u>F</u> ile	View	Manage	IP Help											
	<u>N</u> ew P	roject	Ctrl+N	1							₽×			
1	Open l	Project	Ctrl+0	ame	]							IndicoRE	Xilinx CORE Generator	r
	⊆lose I	Project	⊂trl+₩	$  \Delta  $	Version	Status	License	Vendor	Library			LOGIC		
	<u>R</u> eceni	t Projects	•	I 1										
R	Save		Ctrl+S									There is no	project open.	
	Save (	<u>4</u> s		kina								You may browse	the IP Catalog but you will not be able to	
	<u>P</u> refer	ences										generace any cor	es until you open or create a project.	
	E⊻it		Ctrl+Q	m								Copyright (c) 1995-2	011 Xilinx, Inc. All rights reserved.	
<b>□</b> <b>□</b>	<mark>Б М</mark>	emories & :	ons Storage Eler	ments										
<b>•</b>	🄁 st	andard Bu	s Interfaces	;										
<u> </u>	거 Vi	deo & Imar	ne Processin	0						_	<u> </u>			
Sear	:h IP C	atalog:								Cļe	ar			
	ll IP ve	ersions						🗖 Only I	P co <u>m</u> patib	le with chose	n part			
New	Projec	t											Part: Unset Design Entry: Unset	D //

# Generate MIG Example Design

#### Create a project directory: sp605\_pcie\_x1\_gen1

New Project				? ×				
Save in:	🥪 Local Disk (C:)	•	(† 🔁 🔿					
	Program Files	isp605_mig_desi sp605_multibo	gn New Project					?  X
My Recent Documents	Qt	sp605_restore	Save in:	Socal Disk (C:	)	•	⇔ 🗈 💣 Ⅲ•	
Desktop My Documents My Computer My Network Places	Remote Access Tools	System Volum Temp Temp WINDOWS Xilinx New Folder	My Recent Documents Desktop My Documents My Computer	Program Files public Qt RECYCLER Remote Access SiLabs sp601_bist sp601_mig_des sp601_multiboo sp601_restore sp601_standalo sp605_bist sp605_brd	sign ot _flash one_apps	<pre>phi sp605_mig_design sp605_multiboot sp605_restore_cf sp605_standalone System Volume Inf Temp Temp WINDOWS Xilinx Sp605_pcie_x1_ge</pre>	sh e_apps formation en 1	
	Save as type: Xilinx CORE	Generator Project Fi	My Network Places	File name:	coregen.cgp	Generator Project File (*.	cgp)	Save Cancel

#### **E** XILINX.

### **Generate MIG Example Design**

Name the project: sp605\_pcie\_x1\_gen1.cgp





🂐 Project Options				? ×
Part	-Part			
Generation Advanced	Select the part for	your project:		
	Fa <u>m</u> ily	Spartan6		•
	De <u>v</u> ice	xc6slx45t		•
	P <u>a</u> ckage	fgg484		•
	Speed Grade	-3		-
		, -		
	<u>о</u> к	<u>C</u> ancel	Apply	Help

Note: Presentation applies to the SP605

- The Project options will appear
- Set the Part (as seen here):
  - Family: Spartan6
  - Device: xc6slx45t
  - Package: fgg484
  - Speed Grade: -3

**EXILINX** 

Select Generation

💐 Project Options		? ×
Part Generation Advanced	Flow © Design Entry © Custom Output Products Please refer to the online help for in	Verilog
	Flow Settings	Other
	Simulation Files	Preferred Language
	C Structural C None	€ Verilog
	Other Output Products	
	<u>O</u> K <u>C</u> ance	el <u>A</u> pply <u>H</u> elp

#### Under Generation

#### Set the Design Entry to Verilog

**E** XILINX<sub>®</sub>

Click OK

#### Right click on the Spartan-6 Integrated Block for PCI Express, Version 2.4

- Select Customize and Generate

🂐 Xilinx CORE Generator - C:\sp605_pcie_x1_gen1\s	p605_pci	ie_x1_gen1.	.cgp						
File Project View Manage IP Help									
IP Catalog						₽×			<b></b>
View by Function View by Name							PE	Spartan-6	<b>(</b>
Name 🛆	Version	Status	License	Vendor	Library		logic Chine	Integrated	Show Project
📃 🔤 🖑 7 Series Integrated Block for PCI Express	1.3			xilinx.com	ip	- 1		Integrated	Froject
🙀 Endpoint Block Plus for PCI Express	1.15			xilinx.com	ip			Block for	
🖞 Endpoint for PCI Express	3.7		8	xilinx.com	ip	1			
- 🦞 Endpoint PIPE for PCI Express	1.7		<b>3</b>	xilinx.com	ip	1		PCI Express	
🏆 Endpoint PIPE for PCI Express	1.8		8	xilinx.com	ip	1.			
Spartan-6 Integrated Block for PCI Express	PC Cust	tomize and (	Generate	1			is core is suppo	rted at status <b>Production</b> by yo	ur
Spartan-6 Integrated Block for PCI Express	Cust	omize the IP. /	and Gener	ate the seler	ted output	products	osen part.		
Virtex-6 Integrated Block for PCI Express	_4, cose ⊿¥, cose					produces			
	S view	Product Webj	page				nformati	on	
E Video & Image Processing	💰 Ansv	ver Records					ore type:	Spartan-6 Integrated Block for P Express	CI
	📄 Data	Sheet					ersion:	2.4	
Search IP Catalog:	🔏 Versi	on Informatio	n				lentifier:	xilinx.com:ip:s6_pcie:2.4	
All IP versions		on in onnideor	,	compacion	- men enose	n parc	bre Summary:	The Xilinx Spartan-6 Integrated	-
							Part: xct	6slx45t-3fgg484 Design Entry: V	erilog 🌍 🏿

💐 Spartan-6 Integrated Block for PCI Express	_ <u> </u>
Documents	
Logicier Spartan-6 Integrated Block	
for PCI Express	xilinx.com:ip:s6_pcie:2.4
Component Name s6_pcie_v2_4	
PCIe Device / Port Type	
The Integrated Block for PCI Express allows selection of the Device / Port Type	
Device / Port Type PCI Express Endpoint device	

Click Next

<u>B</u> ack	Page 1 of 9	<u>N</u> ext >	<u>G</u> enerate	<u>C</u> ancel	Help
--------------	-------------	----------------	------------------	----------------	------



icere Spartan-6 Integrated	Block
for PCI Express	xilinx.com:ip:s6_pcie
Base Address Registers	
Base Address Registers (BARs) serve two purposes. Initially, they space in the system memory map. After the BIOS or OS determin	serve as a mechanism for the device to request blocks of address es what addresses to assign to the device, the Base Address
Registers are programmed with addresses and the device uses thi	s information to perform address decoding,
BAR 0 Options	BAR 1 Options
🗹 Bar0 Type Memory 🔽 🗖 64 bit 🗖 Prefetchable	🗖 Bar1 Type N/A 🔽 🗖 64 bit 🗖 Prefetchable
Size 1 Megabytes 💌	Size 1 💌 Bytes 💌
Value FFF00000 (Hex)	Value 00000000 (Hex)
BAR 2 Options	BAR 3 Options
🗖 Bar2 Type N/A 🔄 🗖 64 bit 🗖 Prefetchable	🗆 Bar3 Type N/A 🔄 🗖 64 bit 🗖 Prefetchable
Size 128 Sytes	Size 1 🗾 Bytes 💌
Value 00000000 (Hex)	Value 00000000 (Hex)
BAR 4 Options	BAR 5 Options
🗖 Bar4 Type N/A 🔄 🗖 64 bit 🗖 Prefetchable	🗖 Bar5 Type N/A. 🔽 🗖 Prefetchable
Size 1 💽 Bytes	Size 1 🔽 Kilobytes 💌
Value 00000000 (Hex)	Value 00000000 (Hex)
Expansion ROM Base Address Register	
Expansion Rom Size 2	
Value 00000000 (Hex)	

Page 2 of 9

< <u>B</u>ack

Datasheet

 $\underline{N}ext >$ 

Generate

Help

<u>C</u>ancel

#### BAR 0

Set to 1Megabytes

- BAR 2
  - Deselect BAR 2

**EXILINX**.

Click Next

Spartan-6 Integrated Blo	ock for PCI Ex	press						2
cuments								
<sub>gi</sub> ciere Spa	rtan-( for	5 Integrate PCI Expre	ed Ble ss	ock			xilinx.com:	ip:s6_pcie:2.4
-ID Initial Values								
Vendor ID	10EE	Range: 0000FFFF						
Device ID	0007	Range: 0000FFFF						
Revision ID	00	Range: 00FF						
Subsystem Vendor ID	10EE	Range: 0000FFFF						
Subsystem ID	0007	Range: 0000FFFF						
-Class Code								
Base Class	05	Rance: 00FF						
Sub-Class	00	Range: 00FF						
Interface	00	Range: 00FF						
Class Code	050000	(Hex)						
-Class Code Lookup Ass	sistant							
Page Class	Cincel							
Base Class	Simpi	e communication contro	mers	<u> </u>				
Base Class	07h							
Sub-Class/Interface Va	alue Gener	ic XT compatible serial	controller	-				
Sub-Class	00h							
Interface	<u>00h</u>							
-Cardbus CIS Pointer								
Cardbus CIS Pointer	00000000	Range: 00000000FFf	FFFFF					
atasheet			< <u>B</u> ack P	age 3 of 9	<u>N</u> ext >	<u>G</u> enerate	<u>C</u> ancel	Help

#### Note ID Initial Values

- Vendor ID = 10EE
- Device ID = 0007
- Revision ID = 00
- Subsystem
   Vendor ID =
   10EE
- Subsystem ID = 0007

**EXILINX**.

 Click Next 6 times

Spartan-6 Integrated Block for PCI Express	
logic RE Spartan-6 Integrated Block for PCI Express	xilinx.com:ip:s6_pcie:2.4
Advanced Settings Transaction Layer Module Advanced Settings Trim TLP Digest ECRC Pipeline Registers for Transaction Block RAM Buffers None	
Advanced Physical Layer Settings	
Xilinx Reference Boards         Generate Xilinx Reference Board specific Design files.         Xilinx Reference Boards         SP605 Rev A-D	
Reference Clock Frequency         The Integrated Block for PCI Express allows selection of the reference clock frequency         Frequency (MHz)         125 MHz	
Transceiver Selection       Transceiver Location       X0Y0       Transceiver Channel       Channel	
Expose Unused Transceiver Ports	
Datasheet   < Back   Page 9 of 9 Next >   Genera	ate Cancel Heln

On Page 9

- Select SP605

**XILINX**.

Click Generate

 After the PCle core finishes generating, click OK on the Readme File window

Readme s6_pcie_v2_4	? ×
Core name: Xilinx Spartan-6 Integrated Block for PCI Express Version: 2.4 Release: 13.4	1
Release Date: January 18, 2012	
========	
This document contains the following sections:	
1. Introduction 2. New Features 3. Supported Devices 4. Resolved Issues 5. Known Issues 6. Technical Support 7. Core Release History 8. Legal Disclaimer	
1. INTRODUCTION	
For installation instructions for this release, please go to:	<b>-</b>

#### The s6\_pcie\_v2\_4 IP appears under the Project IP tab

🂐 Xilinx CORE Gen	erator - C:\sp605_pcie_x1_gen1\sp605_	ocie_x1_	gen1.cgp					
File Project View	Manage IP Help							
Project IP				₽×				<b>_</b>
Instance Name	Core Name	Version	Last Generated	Status	logi	BRE	Spartan-6	3
😽 s6_pcie_v2_4	Spartan-6 Integrated Block for PCI Express	2.4	14-Mar-2012 at 13:06	Production	logi		Integrated	Show Project
							Block for	
							PCI Express	;
					Core Se PCI Exp	lected: Spa press	artan-6 Integrated Block	for
					This con	e was gene 55-3600494	rated for a spartan6 (	
					XC051X4.	эс-эгддтот	) on 14-Mar-2012 at 13.00	
					Info	rmatio	n	
Search Project IP:				Clear	Core ty	pe:	Spartan-6 Integrated Block f	or PCI
💜 Project IP 📢	IP Catalog				Version	. ·	Express 2.4	-
						Part: xc6s	slx45t-3fgg484 Design Entr	y: Verilog 🌔 🏼

### **Compile PCIe Core**

 Type these commands in an ISE Design Suite Command Prompt: cd C:\sp605\_pcie\_x1\_gen1\s6\_pcie\_v2\_4\implement implement.bat > implement.log 2>&1





- Connect a USB Type-A to Mini-B cable to the USB JTAG connector on the SP605 board
  - Connect this cable to your PC



#### Run iMPACT:

#### impact





#### Select

퉳 New il

I want to

- Create a new project

<ul> <li>Prepare a PROM File</li> </ul>	🐉 Welcome to iMPACT 🛛 🗙
Prepare a PROINTFile  New iMPACT Project  want to  load most recent project  Load most recent project file when iMPACT starts  c create a new project (.ipf) default.ipf  Browse	Please select an action from the list below Configure devices using Boundary-Scan (JTAG) Automatically connect to a cable and identify Boundary-Scan chain v Prepare a PROM File Prepare a System ACE File Prepare a Boundary-Scan File SVF v Configure devices using Slave Serial mode v
<u>O</u> K <u>C</u> ancel	OK Cancel

#### • To generate a PROM file for the SPI Flash, select:

– SPI Flash – Configure Single FPGA

Step 1.       Select Storage Target       Step 2.       Add Storage Device(s)       Step 3.       Enter Data         Storage Device Type :       Target FPGA       Spartan 3E       Image: Spartan 3E <th></th> <th>×</th>		×
Storage Device Type :     Target FPGA     Spartan3E     General File Detail     Value       Xilinx Flash/PROM     Xilinx Flash/PROM     Storage Device (bits);     512K      FF	ct Storage Target Step 2. Add Storage Device(s) Step 3. Enter Data	а
Xilinx Flash/PROM     Target FPGA     Spartange       Image Device (bits):     512K     Checksum Fill       Value     FF	General File Detail Value	_
Spartan 3AN	Storage Device (bits): 512K  Checksum Fill Value FF	
SPI Flash     Add Storage Device     Remove Storage Device     Output File Name     Untitled	Add Storage Device Remove Storage Device Output File Name Untitled	
Configure Single FPGA	FPGA Output File Location C: \Xilinx \12.2 \	9
Configure Single FPGA	SA FPGA Flash/PROM File Property Value	
Configure from Paralleled PROMs	illeled PROMs	
Use Power-of-2 for Start Addr No	Use Power-of-2 for Start Addr No	
Number of Bitstream 2	Number of Bitstream 2	
Bitstream 0 Start Address 0	Bitstream 0 Start Address 0	
Bitstream 1 Start Address 675840	Bitstream 1 Start Address 675840	
Add Non-Configuration Data Files Yes	Add Non-Configuration Data Files Yes	[
Number of Data File	Number of Data File	-

Add 64M

🐉 PROM File Formatter



×

#### Set file name and save in <design path>\ready\_for\_download

🐉 PROM File Formatter			X
Step 1. Select Storage Target	Step 2. Add Storage Device(s)	Step 3.	Enter Data
Storage Device Type :	Starses Davies (kits)	General File Detail	Value
······································	Add Storage Device Remove Storage Device	Checksum Fill Value	FF
Spartan3AN ⊡ SPI Flash		Output File Name	sp605_pcie_x1_gen1
Configure Single FPGA		Output File Location	C:/sp605_pcie_x1_gen1/ready_ 岁
Configure Single FPGA Configure MultiBoot FPGA Configure from Paralleled PROMs		File Format	e Property Value
Generic Parallel PROM		Add Non-Configura	tion Data Files No 💌
	Auto Select PROM		
Description:			
In this step, you will enter information to assist in setting	g up and generating a PROM file for the targeted storage device and	d mode.	<u> </u>
<ul> <li>Checksum Fill Value: When data is insufficient</li> <li>Output File Name: This allows you to specify</li> <li>Output File Location: This allows you to specify</li> </ul>	It to fill the entire memory of a PROM, the value specified here is use the base name of the file to which your PROM data will be written ify the directory in which the file named above will be created	ed to calculate the checksum	of the unused portions.

OK

Cancel

Add routed.bit from the <design path> \s6\_pcie\_v2\_4\implement\results



**EXILINX** 

#### From the iMPACT menu, select

**Operations**  $\rightarrow$  **Generate File...** 



**EXILINX** 

 After generation completes, under the iMPACT Flows, double click on Boundary Scan

🐉 ISE iMPACT (0.87xd) - [Boundary Scan]		
😵 File Edit View Operations Output Debug	Window Help	<u>_ 8 ×</u>
🗋 ờ 🕞    🔓 🏗 💥 🛱    😤 🗖	<i>₩ K</i> ?	
impact Flows ↔ □ 🗗 🗙		
Boundary Scan SystemACE Create PROM File (PROM File Formatter) H B WebTalk Data	Right click to Add Device or Initialize JTAG chain	
	😵 PROM File Formatter: SPI Flash Single FPGA 🛛 😵 Boundary Scan	
🗐 Console 🔬 Warnings 🔞 Errors		
	No Cable Connection No File Open	

**EXILINX**.

#### From the iMPACT menu, select

 $\textbf{File} \rightarrow \textbf{Initialize Chain}$ 

9	ISE	iMPACT (0.87xd) - [Boundar:	y Scan]				
8	File	Edit View Operations Outp	out Debug	Window	Help	_ 8 ×	
		New Project	Ctrl+N	<i>≯</i> ₩?			
iMF	9	Open Project	Ctrl+O				
		Open Configuration Archive	Ctrl+H				
		Initialize Chain	Ctrl+I				
Ľ	-	Save Project	Ctrl+S				
		Save Project <u>A</u> s	Ctrl+J		Right click to Add Device or Initialize JTAG chain		
		Save Configuration Archive			Ŭ.		
		Export Project To CDF					
		<u>R</u> ecent Files	•				
		New Log File					
		E <u>x</u> it					
<u> </u>	😵 PROM File Formatter: SPI Flash Single FPGA 😵 Boundary Scan						
	🗐 Console 🔥 Warnings 🔞 Errors						
Au	Automatically identifies the boundary-scan chain composition No File Open						

**EXILINX**.

- Right click on the "SPI/BPI ?" box and select Add SPI/BPI Flash...
  - Add <design path>\ready\_for\_download\sp605\_pcie\_x1\_gen1.mcs

🐉 ISE iMPACT (0.87xd) - [Boundary Scan]		
🛞 File Edit View Operations Output Debug	Window Help	_ 8 ×
] 🗋 🏓 🖥 🗋 🗋 🖬 🗱 🎘 🛱 🛛 🗖	□ <b>                                    </b>	
iMPACT Flows     ↔ □ ♂ ×	Right click device to select operations	
<ul> <li>Boundary Scan</li> <li>SystemACE</li> <li>Create PROM File (PROM File Formatter)</li> <li>WebTalk Data</li> </ul>	TDI xccace xc6slx45t bypass bypass TDO	
	🤣 PROM File Formatter: SPI Flash Single FPGA 🛛 🛞 Boundary Scan	
🗐 Console 🔬 Warnings 😰 Errors		
	Configuration Platform Cable USB 6 MHz	usb-hs //

- Select
  - SPI PROM
  - W25Q64BV/CV
  - Data Width: 4

🐉 Select Attached SPI/BPI		×
Select the PROM attached to FPG/	A:	
SPI PROM	▼ W25Q64BV/CV	<b>•</b>
Data Width:	4	•
ОК	Cancel	

**EXILINX** 

- Right click on the Flash and select Program
  - Use default settings to Erase and Verify device

🐉 ISE iMPACT (0.87xd) - [Boundary Scan]		- D ×
🛞 File Edit View Operations Output Debug	Window Help	_ 8 ×
🗋 ờ 🕞    🐰 🔓 🗙 🏭 🗱 💥 🗉	## ## <i>CP</i>    F_ II    // K?	
iMPACT Flows     ↔ □ □ □ ×       Image: Image of the second secon	Right click device to select operations	
SystemACE	FLASH Program	
Create PROM File (PROM File Formatter)	TDI Exilinar Verify	
	Erase	
	Blank Check	
	xccace xc6slx4 <u>R</u> eadback	
	TDO Get Device ⊆hecksum	
	Assign New Configuration File	
	Delete	
	Set Programming Properties	
	Set Erase Properties	
	Edit Attached Flash Properties	
Console <u> Warning</u> s 区 Errors	Launch File Assignment Wizard	usb-hs

Erase Before Programming must be selected

Device Programming Properties - Device 2 Programming Properties
---



⊢ Boundary-Scan		
Device 1 ( ACECF xccace )	Property Name	Value
<ul> <li>Device 2 ( FPGA xc6slx45t )</li> <li>Device 2 ( Attached ELASH, W25064BW)</li> </ul>	Verify	
	General CPLD And PROM Properties	
	Design-Specific Erase Before Programming	<b>v</b>
	FPGA Device Specific Programming Properties	5
	After programming Flash	automatically load FPGA with Flash contents <default></default>
		OK Cancel <u>Apply</u> Help

X

**EXILINX**.

### **Hardware Setup**

#### After programming completes, insert the SP605 Board into a PCIe slot

**EXILINX**.

- Connect PC power to J27, turn on Power Switch



### **Hardware Setup**

 Do not use the PCle connector from the PC power supply







### **Hardware Setup**

 Do not connect both the SP605 power brick connector (J60) and the four pin ATX power connector at the same time







direct select:	PC
bus: dev: func:	
+ 0 + 0 + 0 About Show Men Map	st St
	- 31
Fihost CPU	
Host/PCI; Bridge Device	
0.01.0 0->1 (1) PCI/PCI; Brit DID: x8086 Intel Corporation	
0.02.0 VGA; PC Compatible CubUTD, pl042 Acustak	
-0.26.0 Universal Host Cont SubTD: x1043 Asuster	
-0.26.1 Universal Host Cont rev.: x02 no INT	
-0.26.7 o. serial bus Devis Mr. of ConfBers: Nr. of ConfBers:	
0.27.0 o. Multimedia 8080	
□ 0.28.0 0->4 (4) PCI/PCI; Bri	
4.00.0 RAM; Memory Cont use BIOS int	
0.28.4 0->3 (3) PCI/PCI; Briv Write ConfReg	
3.00.0 o. Mass Storage	
0.28.5 0->2 (2) PCI/PCI; Bri	
2.00.0 Ethernet; Networ Config Space Dump: (type 1 xs)	
0.29.0 Universal Host Cont 2910 8086 <00 : DID VID	
-0.29.1 Universal Host Cont 2090 0006 <04 : Stat Cmd	
0.29.2 Universal Host Cont 0600 0002 <08 : BaseClass SubClass I	
0.29.7 o. serial bus Devi: 0000 0000 <oc :="" bist="" header="" lattimer<="" th=""><th></th></oc>	
□ 0.30.0 0->5 (5) Subtractive; 0000 0000 <10 : BAR 0	
5.01.0 OpenHCI; IEEE 13 0000 0000 <14 : BAR 1	
0.31.0 PCI/ISA; Bridge Dev 0000 0000 <18 : BAR 2	
-0.31.2 o. Mass Storage Col 0000 0000 <20 : BAR 3	
0.31.3 SMBus; Serial Bus 0000 0000 <24 : BAR 5	
. 0.31.5 o. Mass Storage Col 0000 0000 <28 : Cardbus_CIS_Ptr	
81EA 1043 <2C : SubID SubVendorID	
0000 0000 <30 : Exp_ROM_BAR	
0000 00K0 <34 : reserved	
0000 0000 <3C : maxLat minGnt IntPir	
++ PCThus file bridge	
, , roibus , life , bridde ,	

Power on the PC

Start PciTree

direct select:       func:
<ul> <li>host CPU</li> <li>0.00.0 Host/PCI; Bridge D</li> <li>0.01.0 0-&gt;1 (1) PCI/PCI; Bri</li> <li>0.02.0 VGA; PC Compatible</li> <li>0.26.0 Universal Host Cont</li> <li>0.26.1 Universal Host Cont</li> <li>0.26.7 o. serial bus Devi</li> <li>0.27.0 o. Multimedia 808</li> <li>0.28.0 0-&gt;4 (4) PCI/PCI; Bri</li> <li>4.00.0 RAM; Memory Cont</li> <li>0.28.4 0-&gt;3 (3) PCI/PCI; Bri</li> <li>4.00.0 RAM; Memory Cont</li> <li>0.28.5 0-&gt;2 (2) PCI/PCI; Bri</li> <li>2.00.0 Rthernet; Networ</li> <li>0.29.0 Universal Host Cont</li> <li>0.29.1 Universal Host Cont</li> <li>0.29.2 Universal Host Cont</li> <li>0.29.7 o. serial bus Devi</li> <li>0.30.0 0-&gt;5 (5) Subtractive;</li> <li>5.01.0 OpenHCI; IEEE 13</li> <li>0.31.0 PCI/ISA; Bridge Devi</li> <li>0.31.2 o. Mass Storage Con</li> <li>0.31.3 SMBus; Serial Bus (a)</li> <li>0.215 o. Wass Storage Con</li> <li>0.31.3 SMBus; Serial Bus (a)</li> <li>0.215 o. Wass Storage Con</li> <li>0.31.3 SMBus; Serial Bus (a)</li> <li>0.215 o. Wass Storage Con</li> <li>0.31.3 SMBus; Serial Bus (a)</li> <li>0.215 o. Wass Storage Con</li> <li>0.31.5 SMBUS; Serial Bus (a)</li> <li>0.215 o. Wass Storage Con</li> <li>0.31.6 SMBUS; Serial Bus (a)</li> <li>0.31.7 SMBUS; Serial Bus (a)</li> <li>0.31.7 SMBUS; Serial Bus (a)</li> <li>0.31.8 SMBUS; Serial Con</li> <li>0.31.9 SM</li></ul>
0.31.3       0. mass storage to         0000       0000

- Set Number of Configuration Registers to 64
- Click on Refresh dump

**XILINX**.



#### Locate the Xilinx Device

- Vendor ID is 0x10EE
- Device ID is 0x0007

**XILINX** 



- Navigate the linked list in configuration space to locate the PCIe Capabilities Structure
  - See UG654 for details
- With the Xilinx device selected, select Register 0x40
  - Register 0x40 points to the next structure
  - 0x48 is the address of the next structure



#### Select Register 0x48

- Register 0x48 points to the next structure
- 0x58 is the address of the next structure



#### **Register 0x58**

 0x58 is a type 0x10, indicating PCIe Capabilities Structure

- Last Structure



#### **Register 0x64**

- Link Capabilities Register
- Indicates the maximum number of lanes and speed (Gen1, Gen2) for device
- The value 0x11 shows this is an x1 Gen1 device

#### Link Status Register

- 0x68
- Shows the current link status
- This design trained to x1
   Gen1 (1)

a <sup>2</sup> PciTree	
direct select: bus: dev: func: $4 \rightarrow 0 \rightarrow 0$	ow INT routing highest B X I T busnr: 5 About
■ host CPU          -0.00.0       Host/PCI; Bridge I         -0.01.0       0->1 (1)       PCI/PCI; Bridge I         -0.02.0       VGA; PC Compatible         -0.26.0       Universal Host Con         -0.26.1       Universal Host Con         -0.26.7       o. serial bus Dev:         -0.27.0       o. Multimedia 800         -0.28.0       0->4 (4)       PCI/PCI; Br:         -4.00.0       RAM; Memory Cor         -0.28.4       0->3 (3)       PCI/PCI; Br:         -3.00.0       o. Mass Storage         -0.29.0       Universal Host Con         -0.29.1       Universal Host Con         -0.29.2       Universal Host Con         -0.29.1       Universal Host Con         -0.29.2       Universal Host Con         -0.29.7       o. serial bus Dev:         -0.31.0       OpenHCI; IEEE 1         -0.31.0       OPCI/ISA; Bridge De         -0.31.3       SMBus; Serial Bus         -0.31.5       o. Mass Storage Co	4.0.0 RAM; Memory Controller VID: x10KE Xilinx Corp DID: x0007 no device name found no SubVID: x10KE Xilinx SubID: x0007 no-name rev.: x00 xE<-INTA# edit ConfReg: xFF600000 hex Write ConfReg refr after wr. Config Space Dump: (type 1 xs) 0007 10KE <00 : DID VID 0010 0007 <04 : Stat Cmd 0500 0000 <16 : BAR 0 mem 32bit 0000 0008 <12 : BIST Header LatTip FF60 0000 <14 : BAR 1 0000 0000 <14 : BAR 1 0000 0000 <14 : BAR 2 0000 0000 <12 : BAR 3 0000 0000 <22 : BAR 4 0000 0000 <23 : Cardbus_CIS_Ptr 0000 10E <2C : SubID SubVendorID 0000 0000 <38 : reserved 0000 010B <3C : maxLat minGnt Int: 7E03 4801 <40 : < dev. specific
++ PCIbus file bridge	

#### Double-click on BAR 0

 BAR 0 Address is machine dependent

#### Click Yes on the Dialog box seen below



**EXILINX** 

🖀 BAR space				_ 🗆 ×
00000000	<x00000000></x00000000>	🔺	auto read memory	ĸ
00000000	<x00000004></x00000004>		<b>W</b>	
00000000	<x00000008≻< th=""><th></th><th>Memory Space type0</th><th></th></x00000008≻<>		Memory Space type0	
00000000	<x0000000c></x0000000c>		base : ff600000	
00000000	<x00000010></x00000010>		range : fff00000 = 1024 KByte	
00000000	<x00000014></x00000014>			
00000000	<x00000018></x00000018>			
00000000	<x0000001c></x0000001c>		edit memory :	
00000000	<x00000020></x00000020>			
00000000	<x00000024></x00000024>			
00000000	<x00000028></x00000028>		Data:	
00000000	<x0000002c></x0000002c>		toggle	refr.
00000000	<x00000030></x00000030>		Write Memory	view:
00000000	<x00000034></x00000034>			$\overline{}$
00000000	<x00000038></x00000038>		loop on/off	<b>. 5</b> )
00000000	<x0000003c></x0000003c>		📗 🗔 refresh view after write	
00000000	<x00000040></x00000040>			
00000000	<x00000044></x00000044>		mem copy:	
00000000	<x00000048></x00000048>			
00000000	<x0000004c></x0000004c>		source	
00000000	<x00000050></x00000050>			
00000000	<x00000054></x00000054>		destination mem (	copy
00000000	<x00000058></x00000058>			
00000000	<x0000005c></x0000005c>			
00000000	<x00000060></x00000060>		_select view range:	
00000000	<x00000064></x00000064>			
00000000	<x00000068></x00000068>		KB range (0 - 1023): 0	
00000000	<x0000006c></x0000006c>			
00000000	<x00000070></x00000070>			
00000000	<x00000074></x00000074>		MB range $(0 - 0)$ : 0	
00000000	<x00000078></x00000078>			
00000000	<x0000007c></x0000007c>		◀	
1 00000000	<x00000080></x00000080>	···· <u>·</u>		
mem test	load file	save file	Display range: O 128 Bytes © 1024 Byte	25

#### Select auto read memory



#### 🖀 BAR space

00000000	<x0000037c></x0000037c>	· · · · · 🔺	🔽 auto read memory	0K
00000000	<x00000380></x00000380>		Memory Space type0	
00000000	<x00000384></x00000384>			
00000000	<x00000388></x00000388>		base : ff600000	
00000000	<x0000038c></x0000038c>		range : fff00000 = 1024 KB	yte
00000000	<x00000390></x00000390>			
00000000	<x00000394></x00000394>			
00000000	<x00000398></x00000398>		edit memory :	
00000000	<x0000039c></x0000039c>			
00000000	<x000003a0></x000003a0>		x00000000 <xff600< th=""><th>000 256 dwor</th></xff600<>	000 256 dwor
00000000	<x000003a4></x000003a4>			
00000000	<x000003a8></x000003a8>			le refr.
00000000	<x000003ac></x000003ac>		Write Memory	view:
00000000	<x000003b0></x000003b0>		write memory	ر المحص
00000000	<x000003b4></x000003b4>		loop on/off	fy (P-)
00000000	<x000003b8></x000003b8>		refresh view after write	
00000000	<x000003bc></x000003bc>			
00000000	<x000003c0></x000003c0>			
00000000	<x000003c4></x000003c4>		шеш сору.	
00000000	<x000003c8></x000003c8>		source	
00000000	<x000003cc></x000003cc>			
00000000	<x000003d0></x000003d0>		destination	mem copy
00000000	<x000003d4></x000003d4>			
00000000	<x000003d8></x000003d8>			
00000000	<x000003dc></x000003dc>		-select wiew renge:	
00000000	<x000003e0></x000003e0>		Select View Lange.	
00000000	<x000003e4></x000003e4>		KB range (0 - 1023): 0	
00000000	<x000003e8></x000003e8>			
00000000	<x000003ec></x000003ec>		•	•
00000000	<x000003f0></x000003f0>			
00000000	<x000003f4></x000003f4>		MB range (0 - 0): 0	
00000000	<x000003f8></x000003f8>	<u> </u>		•
00000000	<x000003fc></x000003fc>	· · · · · · · · · ·		
			-Display range:	
mem test	load file	save file	C 120 Putton C 10	24 Pretor
			120 Dyces (0 10)	ra pyces

- Click on the first memory location
  - Type <Shift-End> to select 1024 Bytes



#### \_ 🗆 🗡 BAR space ✓ auto read memory 00000000 <x00000000> 0K . . . . 00010001 <x00000004> 0.0. Memory Space type0 <x00000008> 00020002 00030003 <x0000000C> base : ff600000 00040004 <x00000010> range : fff00000 = 1024 KBvte 00050005 <x00000014> 00060006 <x00000018> 00070007 <x0000001C> 0.0. edit memory : <x00000020> 00080008 x00000000 <xFF600000 256 dwor. 00090009 <x00000024> <x00000028> 000A000A Data: x00000000 000B000B <x0000002C> refr. 🗌 toggle 00000000 <x00000030> view: Write Memory 🗸 count <x00000034> 000D000D verifv 25 OOOEOOOE <x00000038> loop on/off OOOFOOOF <x0000003C> refresh view after write 00100010 <x00000040> 00110011 <x00000044> mem copy: 00120012 <x00000048> 00130013 <x0000004C> 0.0. source 00140014 <x00000050> 00150015 <x00000054> destination mem copy 00160016 <x00000058> 00170017 <x0000005C> 00180018 <x00000060> select view range: 00190019 <x00000064> 0.0. 001A001A <x00000068> KB range (0 - 1023): 0 001B001B <x0000006C> 4 ۲ 001C001C <x00000070> 0.0. 001D001D <x00000074> MB range (0 - 0): 0 001E001E <x00000078≻ 0.0. 001F001F <x0000007C> ۰. Þ 00200020 <x00000080> Display range: load file save file mem test ① 128 Bytes 1024 Bytes

#### Write Memory

- Select count
- Click Write Memory
- Click refr view
- View results counting up to FF

🖀 BAR space			
0000000	) <x00000000></x00000000>	• 🔺	. I auto read memory OK
0000000	) <x00000004></x00000004>	•	
0000000	) <x00000008></x00000008>	•	nemory space cypeo
0000000	) <x000000c></x000000c>	•	base : ff600000
0000000	) <x00000010></x00000010>	•	range : fff00000 = 1024 KByte
0000000	) <x00000014></x00000014>	•	
0000000	) <x00000018></x00000018>	•	
0000000	) <x0000001c></x0000001c>	•	edit memory :
0000000	) <x00000020></x00000020>	•	
0000000	) <x00000024></x00000024>	•	x00000000 <xff600000 256="" dwor<="" th=""></xff600000>
0000000	) <x00000028></x00000028>	•	
0000000	) <x0000002c></x0000002c>	•	toggle refr.
0000000	) <x00000030></x00000030>	•	Write Memory
0000000	) <x00000034></x00000034>	•	
0000000	) <x00000038></x00000038>	•	loop on/off
0000000	) <x0000003c></x0000003c>	•	🗌 refresh view after write
0000000	) <x00000040></x00000040>	•	
0000000	) <x00000044></x00000044>	•	mem conv:
0000000	) <x00000048></x00000048>	•	mem copy.
0000000	) <x0000004c></x0000004c>	•	source
0000000	) <x00000050></x00000050>	•	
0000000	) <x00000054></x00000054>	•	destination mem copy
0000000	) <x00000058></x00000058>	•	
0000000	) <x0000005c></x0000005c>	•	
0000000	) <x00000060></x00000060>	•	_select view range:
0000000	) <x00000064></x00000064>	•	
0000000	) <x00000068></x00000068>	•	KB range (0 - 1023): 0
0000000	) <x0000006c></x0000006c>	•	
0000000	) <x00000070></x00000070>	•	
0000000	) <x00000074></x00000074>	• • • • • •	
0000000	) <x00000078></x00000078>	•	ms range $(0 - 0)$ : 0
0000000	) <x0000007c></x0000007c>	•	
0000000	) <x00000080></x00000080>	• • • • • • •	
	1 1		Display range:
mem test	load file	save file	e C 128 Bytes 💿 1024 Bytes

#### Restore Memory

- Deselect count
- Click Write Memory
- Click refr view
- Memory is reset to zeros

### **Spartan-6 PCIe x1 Gen1 Capability**

- SP605 Supports PCIe Gen1 Capability
  - x1 Gen1 lane width
- LogiCORE PIO Example Design
  - RDF0035.zip
  - Available through http://www.xilinx.com/sp605
- LogiCORE Integrated Block for PCI Express
  - See UG654 for details







### References

#### PCIe Base Specification

- PCI SIG Web Site

http://www.pcisig.com/home

- Spartan-6 PCle
  - PCIe Product Overview

http://www.xilinx.com/products/intellectual-property/S6\_PCI\_Express\_Block.htm

- Spartan-6 FPGA Integrated Block for PCI Express User Guide
   <a href="http://www.xilinx.com/support/documentation/user\_guides/s6\_pcie\_ug654.pdf">http://www.xilinx.com/support/documentation/user\_guides/s6\_pcie\_ug654.pdf</a>
- Spartan-6 FPGA Integrated Block for PCI Express Data Sheet
   <a href="http://www.xilinx.com/support/documentation/ip\_documentation/s6\_pcie\_ds718.pdf">http://www.xilinx.com/support/documentation/ip\_documentation/s6\_pcie\_ds718.pdf</a>
- IP Release Notes Guide

http://www.xilinx.com/support/documentation/ip\_documentation/xtp025.pdf







### **Documentation**

- Spartan-6
  - Spartan-6 FPGA Family

http://www.xilinx.com/products/silicon-devices/fpga/spartan-6/index.htm

- SP605 Documentation
  - Spartan-6 FPGA SP605 Evaluation Kit

http://www.xilinx.com/products/boards-and-kits/EK-S6-SP605-G.htm

- SP605 Getting Started Guide

http://www.xilinx.com/support/documentation/boards\_and\_kits/ug525.pdf

- SP605 Hardware User Guide

http://www.xilinx.com/support/documentation/boards and kits/ug526.pdf

SP605 Reference Design User Guide

http://www.xilinx.com/support/documentation/boards and kits/ug527.pdf