# 7 Series FPGAs Integrated Block for PCI Express v3.3

# LogiCORE IP Product Guide

**Vivado Design Suite** 

PG054 December 23, 2022

Xilinx is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing non-inclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this link for more information.



# **Table of Contents**

#### **IP Facts**

#### **Chapter 1: Overview**

Feature Summary	5
Applications	6
Licensing and Ordering	6

#### Chapter 2: Product Specification

Standards Compliance	9
Resource Utilization	10
Minimum Device Requirements	11
Core Interfaces	12
Transaction Interface	15
PCI Configuration Space	40

#### **Chapter 3: Designing with the Core**

General Design Guidelines	. 46
Tandem Configuration	155
Clocking	185
Resets	188
Protocol Layers	189
Shared Logic	191
FPGA Configuration	198

#### **Chapter 4: Design Flow Steps**

Customizing and Generating the Core	207
Constraining the Core	245
Simulation	265
Synthesis and Implementation	268

#### Chapter 5: Example Design

Integrated Block Endpoint Configuration Overview	269
Programmed Input/Output: Endpoint Example Design	272



Configurator Example Design	
Generating the Core	
Simulating the Example Design	
Synthesizing and Implementing the Example Design	
Directory and File Contents	296
Chapter 6: Test Benches	
Root Port Model Test Bench for Endpoint	307
Endpoint Model Test Bench for Root Port	321
Appendix A: Upgrading	
Migrating to the Vivado Design Suite	323
Upgrading in the Vivado Design Suite	335
Appendix B: Debugging	
Finding Help on Xilinx.com	336
Debug Tools	338
Simulation Debug	341
Hardware Debug	344
Appendix C: Managing Receive-Buffer Space for Inbound Completions	
Appendix C: Managing Receive-Buffer Space for Inbound Completions General Considerations and Concepts	358
General Considerations and Concepts	
General Considerations and Concepts	359
General Considerations and Concepts	359 365
General Considerations and Concepts	359 365 366
General Considerations and Concepts         Methods of Managing Completion Space         Appendix D: PCIE_2_1 Port Descriptions         Clock and Reset Interface         Transaction Layer Interface.	359 365 366 370
General Considerations and Concepts	359 365 366 370 371
General Considerations and Concepts	359 365 366 370 371 379
General Considerations and Concepts         Methods of Managing Completion Space         Appendix D: PCIE_2_1 Port Descriptions         Clock and Reset Interface         Transaction Layer Interface.         Block RAM Interface         GTX Transceiver Interface         Configuration Management Interface	359 365 366 370 371 379 404
General Considerations and Concepts         Methods of Managing Completion Space         Appendix D: PCIE_2_1 Port Descriptions         Clock and Reset Interface         Transaction Layer Interface.         Block RAM Interface         GTX Transceiver Interface         Configuration Management Interface         Dynamic Reconfiguration Port Interface	359 365 366 370 371 379 404
General Considerations and Concepts         Methods of Managing Completion Space         Appendix D: PCIE_2_1 Port Descriptions         Clock and Reset Interface         Transaction Layer Interface.         Block RAM Interface         GTX Transceiver Interface.         Configuration Management Interface         Dynamic Reconfiguration Port Interface         TL2 Interface Ports	359 365 366 370 371 379 404 405
General Considerations and Concepts . Methods of Managing Completion Space	359 365 366 370 371 379 404 405
General Considerations and Concepts Methods of Managing Completion Space Appendix D: PCIE_2_1 Port Descriptions Clock and Reset Interface Transaction Layer Interface. Block RAM Interface GTX Transceiver Interface Configuration Management Interface Dynamic Reconfiguration Port Interface TL2 Interface Ports. Appendix E: Additional Resources and Legal Notices Xilinx Resources.	359 365 370 371 379 404 405
General Considerations and Concepts         Methods of Managing Completion Space         Appendix D: PCIE_2_1 Port Descriptions         Clock and Reset Interface         Transaction Layer Interface.         Block RAM Interface         GTX Transceiver Interface         Configuration Management Interface         Dynamic Reconfiguration Port Interface         TL2 Interface Ports         Appendix E: Additional Resources and Legal Notices         Xilinx Resources         Documentation Navigator and Design Hubs	359 365 370 371 379 404 405 407 407 408

# AMD**Z** Xilinx

# IP Facts

## Introduction

The 7 Series FPGAs Integrated Block for PCI Express<sup>®</sup> core is a scalable, high-bandwidth, and reliable serial interconnect building block for use with Xilinx<sup>®</sup> Zynq<sup>®</sup>-7000 SoC, and 7 series FPGA families. The 7 Series Integrated Block for PCI Express (PCIe<sup>®</sup>) solution supports 1-lane, 2-lane, 4-lane, and 8-lane Endpoint and Root Port configurations at up to 5 Gb/s (Gen2) speeds, all of which are compliant with the *PCI Express Base Specification, rev. 2.1.* This solution supports the AMBA<sup>®</sup> AXI4-Stream interface for the customer user interface.

With higher bandwidth per pin, low overhead, low latency, reduced signal integrity issues, and CDR architecture, the 7 Series Integrated Block for PCIe sets the industry standard for a high-performance, cost-efficient, third-generation I/O solution.

## Features

- High-performance, highly flexible, scalable, and reliable, general-purpose I/O core
- Incorporates Xilinx Smart-IP technology to guarantee critical timing
- Uses GTXE2 or GTPE2 transceivers for 7 series FPGA families
  - 2.5 GT/s and 5.0 GT/s line speeds
  - Supports 1-lane, 2-lane, 4-lane, and 8-lane operation
  - Elastic buffers and clock compensation
  - Automatic clock data recovery
- Supports Endpoint and Root Port configurations
- 8B/10B encode and decode
- Supports Lane Reversal and Lane Polarity Inversion per PCI Express specification requirements
- Standardized user interface

- Compliant with PCI/PCI Express power management functions, and transaction ordering rules
- Supports a maximum transaction payload of up to 1024 bytes
- Supports Multi-Vector MSI for up to 32 vectors and MSI-X
- Up-configure capability enables application driven bandwidth scalability

LogiCORE™ IP Facts Table				
	Core Specifics			
Supported Device Family <sup>(1)</sup>	Zynq-7000 SoC, Virtex®-7, Kintex®-7, Artix®-7			
Supported User Interfaces	AXI4-Stream			
Resources	Resource Utilization			
Provided with Core				
Design Files	Verilog/VHDL <sup>(2)</sup> RTL Source and Simulation Models			
Example Design	Verilog, VHDL			
Test Bench	Verilog, VHDL			
Constraints File	XDC			
Simulation Model	Verilog, VHDL			
Supported S/W Driver	N/A			
Tested Design Flows <sup>(3)</sup>				
Design Entry	Vivado <sup>®</sup> Design Suite			
Simulation	For a list of supported simulators, see the Xilinx Design Tools: Release Notes Guide			
Synthesis	Vivado Synthesis			
Support				
Release Notes and Known Issues	Master Answer Record: 54643			
All Vivado IP	Master Vivado IP Change Logs: 72775			

N	otes:	

Change Logs

1. For a complete listing of supported devices, see the Vivado IP catalog.

Xilinx Support web page

Master Vivado IP Change Logs: 72775

- 2. RTL source for the GTX wrapper is Verilog only. VHDL projects require mixed language mode simulators.
- 3. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.





# Overview

Xilinx<sup>®</sup> 7 series FPGAs include three unified FPGA families that are all designed for lowest power to enable a common design to scale across families for optimal power, performance, and cost. The Artix<sup>®</sup>-7 family is optimized for lowest cost and absolute power for the highest volume applications. The Virtex<sup>®</sup>-7 family is optimized for highest system performance and capacity. The Kintex<sup>®</sup>-7 family is an innovative class of FPGAs optimized for the best price to performance. This document describes the function and operation of the 7 Series FPGAs Integrated Block for PCI Express<sup>®</sup> core, including how to design, customize, and implement it.

The 7 Series FPGAs Integrated Block for PCI Express core is a reliable, high-bandwidth, scalable serial interconnect building block. The core instantiates the 7 Series Integrated Block for PCI Express found in the 7 series FPGAs, and supports both Verilog and VHDL. This core simplifies the design process and reduces time to market. It is configurable for Endpoint and Root Port applications. This solution can be used in communication, multimedia, server and mobile platforms and enables applications such as high-end medical imaging, graphics intensive video games, DVD quality streaming video on the desktop, and 10 Gigabit Ethernet interface cards.

Although the core is a fully verified solution, the challenge associated with implementing a complete design varies depending on the configuration and functionality of the application.



**RECOMMENDED:** For the best results, previous experience building high-performance, pipelined FPGA designs using Xilinx implementation software and constraints files is recommended.

#### **Feature Summary**

The 7 Series Integrated Block for PCIe follows the *PCI Express Base Specification, rev. 2.1* [Ref 2] layering model, which consists of the Physical, Data Link, and Transaction Layers. The protocol uses packets to exchange information between layers. Packets are formed in the Transaction and Data Link Layers to carry information from the transmitting component to the receiving component. Necessary information is added to the packet being transmitted, which is required to handle the packet at specific layers.

The functions of the protocol layers include:

- Generating and processing of transaction layer packets (TLPs)
- Flow-control management
- Initialization and power management functions
- Data protection
- Error checking and retry functions
- Physical link interface initialization
- Maintenance and status tracking
- Serialization, deserialization, and other circuitry for interface operation

# **Applications**

The Xilinx 7 series FPGAs Integrated Block for PCI Express architecture enables a broad range of computing and communications target applications, emphasizing performance, cost, scalability, feature extensibility and mission-critical reliability. Typical applications include:

- Data communications networks
- Telecommunications networks
- Broadband wired and wireless applications
- Cross-connects
- Network interface cards
- Chip-to-chip and backplane interconnect
- Crossbar switches
- Wireless base stations

## **Licensing and Ordering**

This Xilinx LogiCORE<sup>™</sup> IP module is provided at no additional cost with the Xilinx Vivado<sup>®</sup> Design Suite under the terms of the Xilinx End User License.

For more information, visit the 7 Series FPGAs Integrated Block for PCI Express product page.



Information about other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.



## Chapter 2

# AMDA XILINX

# **Product Specification**

The 7 Series FPGAs Integrated Block for PCI Express<sup>®</sup> contains full support for 2.5 Gb/s and 5.0 Gb/s PCI Express Endpoint and Root Port configurations. For 8.0 Gb/s (Gen3) support, see *Virtex-7 FPGA Gen3 Integrated Block for PCI Express Product Guide* (PG023) [Ref 4] for device support and information on the Virtex<sup>®</sup>-7 FPGA Gen3 Integrated Block for PCI Express.

Table 2-1 defines the Integrated Block for PCIe<sup>®</sup> solutions.

Product Name	User Interface Width	Supported Lane Widths
1-lane at 2.5 Gb/s, 5.0 Gb/s	64	x1
2-lane at 2.5 Gb/s, 5.0 Gb/s	64	x1, x2 <sup>(1)</sup>
4-lane at 2.5 Gb/s, 5.0 Gb/s	64, 128	x1, x2, x4 <sup>(1),(2)</sup>
8-lane at 2.5 Gb/s, 5.0 Gb/s	64, 128	x1, x2, x4, x8 <sup>(1),(3)</sup>

Notes:

1. See Link Training: 2-Lane, 4-Lane, and 8-Lane Components for additional information.

2. The x4 at 2.5 Gb/s option in the Vivado® IP catalog provides only the 64-bit width interface.

3. x8 at 5.0 Gb/s only available in the 128-bit width interface.

The Xilinx 7 Series FPGAs Integrated Block for PCI Express core internally instantiates the 7 Series FPGAs Integrated Block for PCI Express (PCIE\_2\_1). The integrated block follows the PCI Express Base Specification layering model, which consists of the Physical, Data Link, and Transaction layers. The integrated block is compliant with the PCI Express Base Specification, *rev. 2.1* [Ref 2].

Figure 2-1 illustrates these interfaces to the 7 Series FPGAs Integrated Block for PCI Express core:

- System (SYS) interface
- PCI Express (PCI\_EXP) interface
- Configuration (CFG) interface
- Transaction interface (AXI4-Stream)
- Physical Layer Control and Status (PL) interface



The core uses packets to exchange information between the various modules. Packets are formed in the Transaction and Data Link Layers to carry information from the transmitting component to the receiving component. Necessary information is added to the packet being transmitted, which is required to handle the packet at those layers. At the receiving end, each layer of the receiving element processes the incoming packet, strips the relevant information and forwards the packet to the next layer.

As a result, the received packets are transformed from their Physical Layer representation to their Data Link Layer and Transaction Layer representations.




Figure 2-1: Top-Level Functional Blocks and Interfaces

### **Standards Compliance**

The 7 Series FPGAs Integrated Block for PCI Express is compliant with the PCI Express Base Specification, rev. 2.1 [Ref 2].

The 7 Series Integrated Block for PCI Express solution is compatible with industry-standard application form factors such as the PCI Express Card Electromechanical (CEM) v2.0 and the PCI Industrial Computer Manufacturers Group (PICMG) 3.4 specifications [Ref 2].

### **Resource Utilization**

Table 2-2 shows the resources for the core for Vivado® Design Suite implementations.

Configuration	Interface Width	Lanes	LUT	FF	RX Buffers Size (KB)	TX Buffers Size (KB)	CMPS (Bytes)	Block RAM	MMCMs	Clock Buffers
x1g1	64-bit	1	649	753						
x2g1	64-bit	2	1008	1090						
x4g1	64-bit	4	1733	1764						
x8g1	64-bit	8	3268	3608	-					
x8g1	128-bit	8	3325	3780	4 22	4 - 32	128-1024	2 - 16	1	5
x1g2	64-bit	1	654	807	4 - 32	4 - 52	120-1024	2-10	•	5
x2g2	64-bit	2	1006	1192	-					
x4g2	64-bit	4	1775	1967						
x4g2	128-bit	4	1867	2139	1					
x8g2	128-bit	8	3415	3780						

Table 2-2: Resources Used

Table 2-3:	BUFG Usage of the Standalone PCIe Core
------------	--

Link Speed (Gb/s)	Lane Width	Interface Width (Bits)	AXI - ST Interface Frequency (MHz)	BUFG Usage (GTX)	BUFG Usage (GTP)
2.5	x1	64	62.5	5/32	4/32
2.5	x1	64	125	4/32	3/32
5	x1	64	62.5	4/32	4/32
5	x1	64	125	5/32	4/32
2.5	x2	64	62.5	4/32	4/32
2.5	x2	64	125	4/32	3/32
2.5	x2	64	250	5/32	4/32
5	x2	64	125	5/32	4/32
5	x2	64	250	5/32	4/32
2.5	x4	64	125	4/32	3/32
2.5	x4	64	250	5/32	3/32
5	x4	64	250	5/32	4/32
5	x4	128	125	6/32	5/32
2.5	x8	64	250	5/32	NA
2.5	x8	128	125	5/32	NA
5	x8	128	250	6/32	NA



Link Speed (Gb/s)	Lane Width	Interface Width (Bits)	AXI - ST Interface Frequency (MHz)	BUFG Usage (GTX)	BUFG Usage (GTP)
2.5	x1	64	250	5/32	4/32
5	x1	64	250	5/32	4/32

Table 2-3: BUFG Usage of the Standalone PCIe Core (Cont'd)

### **Minimum Device Requirements**

Table 2-4 lists the minimum device requirements for 7 Series Integrated Block for PCIe configurations.

*Table 2-4:* **Core Configurations** 

		Zynq®-7000 Devices		Virtex <sup>®</sup> -7 FPGAs		Kintex <sup>®</sup> -7 FPGAs	Artix®-7 FPGAs <sup>(5)</sup>
		ZC7012 ZC7012S ZC7015 <sup>(1)</sup> ZC7030 <sup>(2)</sup> ZC7035 <sup>(3)</sup> ZC7045 <sup>(3)</sup> ZC7100 <sup>(3)</sup>	XC7VX485T	ХС7V585Т	ХС7V2000Т	XC7K325T XC7K325T XC7K410T XC7K420 XC7K480T XCK7160T <sup>(4)</sup> XC7K70T <sup>(4)</sup>	XC7A12T XC7A15T XC7A25T XC7A35T XC7A50T XC7A75T XC7A100T XC7A200T
	er of Integrated r PCIe (Table 4-6)	1	4	3	4 <sup>(6)</sup>	1	1
	Gen1 (2.5 Gb/s)	1-4 or 1-8	1–8	1–8	1–8	1–8	1–4 <sup>(7)</sup>
Lanes	Gen2 (5.0 Gb/s)	1-4 or 1-8	1–8	1–8	1–8	1–8	1–4 <sup>(7)</sup>
	Gen3 (8.0 Gb/s) <sup>(8)</sup>	_	_	_	_	—	_
	x1–x4 Gen1	-1, -2, -3, -2L, -1L	-1, -2, -3, -2L	-1, -2, -3, -2L	-1, -2, -2L	-1, -2, -3, -2L	-1, -2, -3, -2L
Speed	x8 Gen1	-1, -2, -3, -2L, -1L	-1, -2, -3, -2L	-1, -2, -3, -2L	-1, -2, -2L	-1, -2, -3, -2L	NA
Grade	x1–x4 Gen2	-1, -2, -3, -2L (1V)	-1, -2, -3, -2L (1V)	-1, -2, -3, -2L (1V)	-1, -2, -2L (1V)	-1, -2, -3, -2L (1V) <sup>(12)</sup>	-2, -3 (1V)
	x8 Gen2	-2, -3, -2L (1V)	-2, -3, -2L (1V)	-2, -3, -2L (1V)	-2, -2L (1V)	-2, -3, -2L (1V) <sup>(12)</sup>	NA

#### Table 2-4: Core Configurations (Cont'd)

		Zynq®-7000 Devices		Virtex <sup>®</sup> -7 FPGAs		Kintex <sup>®</sup> -7 FPGAs	Artix <sup>®</sup> -7 FPGAs <sup>(5)</sup>
		ZC7012 ZC7012S ZC7015 <sup>(1)</sup> ZC7030 <sup>(2)</sup> ZC7035 <sup>(3)</sup> ZC7045 <sup>(3)</sup> ZC7100 <sup>(3)</sup>	ХС7VХ485Т	ХС7V585Т	ХС7V2000Т	XC7K325T XC7K355T XC7K410T XC7K420 XC7K480T XCK7160T <sup>(4)</sup> XC7K70T <sup>(4)</sup>	XC7A12T XC7A15T XC7A25T XC7A35T XC7A50T XC7A75T XC7A100T XC7A200T
	Gen1	1024	1024	1024	1024	1024	1024
Maximum Payload	x1–x4 Gen2	1024	1024	1024	1024	1024	1024
Size MPS (Bytes)	x8 Gen2	512 (-3) <sup>(11)</sup> 256 (-2, -2L (1V))	512 (-3) 256 (-2, -2L (1V))	512 (-3) 256 (-2,-2L(1V))	512 (-3) 256 (-2, -2L(1V))	512 (-3) 256 (-2, -2L (1V))	N/A

#### Notes:

- 1. ZC7015 and ZC7012S device supports only up to Gen1 speed for -1 speed grades. For other speed grades, the maximum link speed supported is Gen2 and link width is x4.
- 2. ZC7030 device supports max link width up to x4 and link speed Gen2.
- 3. ZC7035,ZC7045 and ZC7100 devices support maximum x8 link width and up to Gen2 link speed for speed grades other than -1. For speed grade -1, ZC7035,ZC7045 and ZC7100 devices supports Gen1 speed up to x8 link width and Gen2 speed up to x4 link width only.
- 4. Kintex-7 FBG484 package supports only x1, x2, and x4 operation; x8 is not supported.
- 5. Artix-7 devices only support x1, x2, and x4 operation.
- 6. There are four integrated blocks in XC7V2000T; however, due to the lack of bonded transceivers, not all four can be used. See Table 4-6 for the number of blocks supported in specific packages.
- 7. For the CPG236, CPG238 and XC7A12T-CSG325 packages, the maximum link width supported is x2 (Total Lanes 1-2).
- 8. The 7 Series FPGAs Integrated Block for PCI Express does not support the Gen3 operation. See *Virtex-7 FPGA Gen3 Integrated Block for PCI Express Product Guide* (PG023) [Ref 4], for device support and information on the Virtex-7 FPGA Gen3 Integrated Block for PCI Express.
- 9. 1-4 lanes for 7030 devices, and 1-8 lanes for 7045 devices.
- 10.Not all SSI devices-PCIe/MMCM site pairs pass timing skew checks.
- 11. This is the minimum supported speed grade for the specified MPS value.

12.Gen2 line rate is not supported for -2L (0.9V).

### **Core Interfaces**

The 7 Series FPGAs Integrated Block for PCI Express core includes top-level signal interfaces that have sub-groups for the receive direction, transmit direction, and signals common to both directions.

#### System Interface

The System (SYS) interface consists of the system reset signal (sys\_rst\_n) and the system clock signal (sys\_clk), as described in Table 2-5.



#### Table 2-5: System Interface Signals

Function	Signal Name	Direction	Description
System Reset	sys_rst_n	Input	Asynchronous signal. sys_rst_n must be asserted for at least 1500 ns during power on and warm reset operations.
System Clock	sys_clk	Input	Reference clock: Selectable frequency 100 MHz, 125 MHz, or 250 MHz.

Some 7 series devices do not have 3.3 V I/Os available. Therefore the appropriate level shift is required to operate with these devices that contain only 1.8 V banks.

The system reset signal is an asynchronous input. The assertion of sys\_rst\_n causes a hard reset of the entire core. The system reset signal is a 3.3 V signal.

The system input clock must be 100 MHz, 125 MHz, or 250 MHz, as selected in the Vivado<sup>®</sup> IP catalog clock and reference signals.

#### **PCI Express Interface**

The PCI Express (PCI\_EXP) interface consists of differential transmit and receive pairs organized in multiple lanes. A PCI Express lane consists of a pair of transmit differential signals (pci\_exp\_txp, pci\_exp\_txn) and a pair of receive differential signals (pci\_exp\_rxp, pci\_exp\_txn). The 1-lane core supports only Lane 0, the 2-lane core supports lanes 0-1, the 4-lane core supports lanes 0-3, and the 8-lane core supports lanes 0-7. Transmit and receive signals of the PCI\_EXP interface are defined in Table 2-6.

Lane Number	Name	Direction	Description
1-Lane Co	res		
0	pci_exp_txp0	Output	PCI Express Transmit Positive: Serial Differential Output 0 (+)
-	pci_exp_txn0	Output	PCI Express Transmit Negative: Serial Differential Output 0 (-)
-	pci_exp_rxp0	Input	PCI Express Receive Positive: Serial Differential Input 0 (+)
-	pci_exp_rxn0	Input	PCI Express Receive Negative: Serial Differential Input 0 (-)
2-Lane Co	res		
0	pci_exp_txp0	Output	PCI Express Transmit Positive: Serial Differential Output 0 (+)
-	pci_exp_txn0	Output	PCI Express Transmit Negative: Serial Differential Output 0 (-)
-	pci_exp_rxp0	Input	PCI Express Receive Positive: Serial Differential Input 0 (+)
-	pci_exp_rxn0	Input	PCI Express Receive Negative: Serial Differential Input 0 (-)
1	pci_exp_txp1	Output	PCI Express Transmit Positive: Serial Differential Output 1 (+)
-	pci_exp_txn1	Output	PCI Express Transmit Negative: Serial Differential Output 1 (-)
-	pci_exp_rxp1	Input	PCI Express Receive Positive: Serial Differential Input 1 (+)
-	pci_exp_rxn1	Input	PCI Express Receive Negative: Serial Differential Input 1 (-)

Table 2-6: PCI Express Interface Signals for 1-, 2-, 4- and 8-Lane Cores

Table 2-6:	PCI Express Interface Signals for 1-, 2-, 4- and 8-Lane Cores (Cont'd)
Tubic 2 0.	

Lane Number	Name	Direction	Description
4-Lane Co	res		
0	pci_exp_txp0	Output	PCI Express Transmit Positive: Serial Differential Output 0 (+)
	pci_exp_txn0	Output	PCI Express Transmit Negative: Serial Differential Output 0 (-)
	pci_exp_rxp0	Input	PCI Express Receive Positive: Serial Differential Input 0 (+)
	pci_exp_rxn0	Input	PCI Express Receive Negative: Serial Differential Input 0 (-)
1	pci_exp_txp1	Output	PCI Express Transmit Positive: Serial Differential Output 1 (+)
	pci_exp_txn1	Output	PCI Express Transmit Negative: Serial Differential Output 1 (-)
	pci_exp_rxp1	Input	PCI Express Receive Positive: Serial Differential Input 1 (+)
	pci_exp_rxn1	Input	PCI Express Receive Negative: Serial Differential Input 1 (-)
2	pci_exp_txp2	Output	PCI Express Transmit Positive: Serial Differential Output 2 (+)
	pci_exp_txn2	Output	PCI Express Transmit Negative: Serial Differential Output 2 (-)
	pci_exp_rxp2	Input	PCI Express Receive Positive: Serial Differential Input 2 (+)
	pci_exp_rxn2	Input	PCI Express Receive Negative: Serial Differential Input 2 (-)
3	pci_exp_txp3	Output	PCI Express Transmit Positive: Serial Differential Output 3 (+)
	pci_exp_txn3	Output	PCI Express Transmit Negative: Serial Differential Output 3 (-)
	pci_exp_rxp3	Input	PCI Express Receive Positive: Serial Differential Input 3 (+)
	pci_exp_rxn3	Input	PCI Express Receive Negative: Serial Differential Input 3 (-)
8-Lane Co	res		
0	pci_exp_txp0	Output	PCI Express Transmit Positive: Serial Differential Output 0 (+)
	pci_exp_txn0	Output	PCI Express Transmit Negative: Serial Differential Output 0 (-)
	pci_exp_rxp0	Input	PCI Express Receive Positive: Serial Differential Input 0 (+)
	pci_exp_rxn0	Input	PCI Express Receive Negative: Serial Differential Input 0 (-)
1	pci_exp_txp1	Output	PCI Express Transmit Positive: Serial Differential Output 1 (+)
	pci_exp_txn1	Output	PCI Express Transmit Negative: Serial Differential Output 1 (-)
	pci_exp_rxp1	Input	PCI Express Receive Positive: Serial Differential Input 1 (+)
	pci_exp_rxn1	Input	PCI Express Receive Negative: Serial Differential Input 1 (–)
2	pci_exp_txp2	Output	PCI Express Transmit Positive: Serial Differential Output 2 (+)
	pci_exp_txn2	Output	PCI Express Transmit Negative: Serial Differential Output 2 (-)
	pci_exp_rxp2	Input	PCI Express Receive Positive: Serial Differential Input 2 (+)
	pci_exp_rxn2	Input	PCI Express Receive Negative: Serial Differential Input 2 (-)
3	pci_exp_txp3	Output	PCI Express Transmit Positive: Serial Differential Output 3 (+)
	pci_exp_txn3	Output	PCI Express Transmit Negative: Serial Differential Output 3 (-)
	pci_exp_rxp3	Input	PCI Express Receive Positive: Serial Differential Input 3 (+)
	pci_exp_rxn3	Input	PCI Express Receive Negative: Serial Differential Input 3 (-)

Lane Number	Name	Direction	Description
4	pci_exp_txp4	Output	PCI Express Transmit Positive: Serial Differential Output 4 (+)
	pci_exp_txn4	Output	PCI Express Transmit Negative: Serial Differential Output 4 (–)
	pci_exp_rxp4	Input	PCI Express Receive Positive: Serial Differential Input 4 (+)
	pci_exp_rxn4	Input	PCI Express Receive Negative: Serial Differential Input 4 (-)
5	pci_exp_txp5	Output	PCI Express Transmit Positive: Serial Differential Output 5 (+)
	pci_exp_txn5	Output	PCI Express Transmit Negative: Serial Differential Output 5 (-)
	pci_exp_rxp5	Input	PCI Express Receive Positive: Serial Differential Input 5 (+)
	pci_exp_rxn5	Input	PCI Express Receive Negative: Serial Differential Input 5 (-)
6	pci_exp_txp6	Output	PCI Express Transmit Positive: Serial Differential Output 6 (+)
	pci_exp_txn6	Output	PCI Express Transmit Negative: Serial Differential Output 6 (–)
	pci_exp_rxp6	Input	PCI Express Receive Positive: Serial Differential Input 6 (+)
	pci_exp_rxn6	Input	PCI Express Receive Negative: Serial Differential Input 6 (–)
7	pci_exp_txp7	Output	PCI Express Transmit Positive: Serial Differential Output 7 (+)
	pci_exp_txn7	Output	PCI Express Transmit Negative: Serial Differential Output 7 (–)
	pci_exp_rxp7	Input	PCI Express Receive Positive: Serial Differential Input 7 (+)
	pci_exp_rxn7	Input	PCI Express Receive Negative: Serial Differential Input 7 (–)

Table 2-6.	PCI Express Interface Signals for 1-, 2-, 4- and 8-Lane Cores (Cont'd)
TUDIE 2-0.	PCI Express interface signals for 1-, 2-, 4- and o-Lane Cores (Cont a)

For more information about PCI Express clocking and reset, see PCI Express Clocking and PCI Express Reset in the "Use Model" chapter of the 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476) [Ref 13].

### **Transaction Interface**

The transaction interface provides a mechanism for the user design to generate and consume transaction layer packets (TLPs). The signal names and signal descriptions for this interface are shown in Table 2-7, Table 2-9, and Table 2-10.

#### **Common Interface**

XILINX

Table 2-7 describes the common interface signals.

Idble 2-7: Common Transaction Interface Signals	Table 2-7:	<b>Common Transaction Interface Signals</b>
---	------------	---

h, and Physical Layer Control and and synchronous with the rising edge on, and sys_rst_n has no effect on he selected operating frequency only ser_clk_out clock output is a fixed tool. This signal does not change ing down. Al frequencies. In the Transaction and Configuration turn to its quiescent state. This signal user_clk_out, and is deasserted in assertion. This signal is asserted for or Link Disable. Seserted when the core and the dy and able to exchange data packets. ore and link partner are attempting to
the Transaction and Configuration turn to its quiescent state. This signal user_clk_out, and is deasserted n assertion. This signal is asserted for or Link Disable. Serted when the core and the dy and able to exchange data packets.
turn to its quiescent state. This signal user_clk_out, and is deasserted n assertion. This signal is asserted for or Link Disable. sserted when the core and the dy and able to exchange data packets.
dy and able to exchange data packets.
cation with the link partner is lost due gnal is also deasserted when the core y the link partner, and all TLPs stored ted while in the Recovery state, but is
nber of Posted Header FC credits for
er of Posted Data FC credits for the
e number of Non-Posted Header FC
umber of Non-Posted Data FC credits
e number of Completion Header FC
umber of Completion Data FC credits
e type of flow control information es are:
rtner



Product	Link Speed (Gb/s)	Interface Width <sup>(1)</sup> (Bits)	Recommended Frequency (MHz)	Optional Frequency (MHz)
1-lane	2.5	64	62.5	125, 250
1-lane	5	64	62.5	125, 250
2-lane	2.5	64	62.5	125, 250
2-lane	5	64	125	250
4-lane	2.5	64	125	250
4-lane	5	64	250	-
4-lane	5	128	125	-
8-lane	2.5	64	250	-
8-lane	2.5	128	125	250
8-lane	5	128	250	-

Table 2-8: Recommended and Optional Transaction Clock (user\_clk\_out) Frequencies

#### Notes:

1. Interface width is a static selection and does not change with dynamic link speed changes.

2. For XC7Z015, XC7Z015I, and XC7Z012S devices, the option of 250 MHz has been removed because it does not meet timing requirements.

#### **Transmit Interface**

Table 2-9 defines the transmit (TX) interface signals. The bus s\_axis\_tx\_tuser consists of unrelated signals. Both the mnemonics and TSUSER signals are used throughout this document. For example, the Transmit Source Discontinue signal is referenced as: (tsrc\_dsc)s\_axis\_tx\_tuser[3].

Mnemonic	Direction	Description	
	Input	Transmit End-of-Frame (EOF): Signals the end of a packet. Valid only along with assertion of s_axis_tx_tvalid.	
	Input	Transmit Data: Packet data to be transmitted.	
		Product	Data Bus Width (W)
		1-lane (2.5 Gb/s and 5.0 Gb/s)	64
		2-lane (2.5 Gb/s and 5.0 Gb/s)	64
		4-lane (2.5 Gb/s and 5.0 Gb/s)	64 or 128
		8-lane (2.5 Gb/s and 5.0 Gb/s)	64 or 128
	Mnemonic	Input	Input       Transmit End-of-Frame (EOF): Signals only along with assertion of s_axis         Input       Transmit Data: Packet data to be transmit Data: Packet data to be transmit Data: Compare the transmit Data: Product         1-lane (2.5 Gb/s and 5.0 Gb/s)       2-lane (2.5 Gb/s and 5.0 Gb/s)         4-lane (2.5 Gb/s and 5.0 Gb/s)       4-lane (2.5 Gb/s and 5.0 Gb/s)

Table 2-9:	Transmit	Interface	Signals
------------	----------	-----------	---------

#### Table 2-9: Transmit Interface Signals (Cont'd)

Name	Mnemonic	Direction	Description
s_axis_tx_tkeep[7:0] (64-bit interface)		Input	Transmit Data Strobe: Determines which data bytes are valid on s_axis_tx_tdata[W-1:0] during a given beat (s_axis_tx_tvalid and s_axis_tx_tready both asserted).
s_axis_tx_tkeep[15:0] (128-bit interface)			<ul> <li>Bit 0 corresponds to the least significant byte on s_axis_tx_tdata.</li> </ul>
			• Bit 7 (64-bit) and bit 15 (128-bit) correspond to the most significant byte.
			For example:
			<ul> <li>s_axis_tx_tkeep[0] ==1b, s_axis_tx_tdata[7:0] is valid</li> </ul>
			• s_axis_tx_tkeep[7] ==0b, s_axis_tx_tdata[63:56] is not valid
			When s_axis_tx_tlast is not asserted, the only valid values are 0xFF (64-bit) or 0xFFFF (128-bit).
			When s_axis_tx_tlast is asserted, valid values are:
			• 64-bit: only 0x0F and 0xFF are valid.
			• 128-bit: 0x000F, 0x00FF, 0x0FFF, and 0xFFFF are valid.
s_axis_tx_tvalid		Input	Transmit Source Ready: Indicates that the user application is presenting valid data on s_axis_tx_tdata.
s_axis_tx_tready		Output	Transmit Destination Ready: Indicates that the core is ready to accept data on s_axis_tx_tdata. The simultaneous assertion of s_axis_tx_tvalid and s_axis_tx_tready marks the successful transfer of one data beat on s_axis_tx_tdata.
s_axis_tx_tuser[3]	t_src_dsc	Input	Transmit Source Discontinue: Can be asserted any time starting on the first cycle after start-of-frame (SOF). Assert s_axis_tx_tlast simultaneously with (tx_src_dsc)s_axis_tx_tuser[3].
tx_buf_av[5:0]		Output	Transmit Buffers Available: Indicates the number of free transmit buffers available in the core. Each free transmit buffer can accommodate one TLP up to the supported maximum payload size (MPS). The maximum number of transmit buffers is determined by the supported MPS and block RAM configuration selected. (See Core Buffering and Flow Control.)
tx_err_drop		Output	Transmit Error Drop: Indicates that the core discarded a packet because of a length violation or, when streaming, data was not presented on consecutive clock cycles.
s_axis_tx_tuser[2]	tx_str	Input	Transmit Streamed: Indicates a packet is presented on consecutive clock cycles and transmission on the link can begin before the entire packet has been written to the core. Commonly referred as transmit cut-through mode.
tx_cfg_req		Output	Transmit Configuration Request: Asserted when the core is ready to transmit a Configuration Completion or other internally generated TLP.

Table 2 5. Transmit meetiace Signals (cont a)	Table 2-9:	Transmit Interface Signals (Cont'd)	
---	------------	-------------------------------------	--

Name	Mnemonic	Direction	Description
tx_cfg_gnt		Input	Transmit Configuration Grant: Asserted by the user application in response to $tx\_cfg\_req$ , to allow the core to transmit an internally generated TLP. The $tx\_cfg\_req$ signal is always deasserted after the core-generated packet has been serviced before another request is made. Therefore, user designs can look for the rising edge of $tx\_cfg\_req$ to determine when to assert $tx\_cfg\_gnt$ . Holding $tx\_cfg\_gnt$ deasserted after $tx\_cfg\_req$ allows user-initiated TLPs to be given a higher priority of transmission over core-generated TLPs. Asserting $tx\_cfg\_gnt$ for one clock cycle when $tx\_cfg\_req$ is asserted causes the next packet output to be the internally generated packet of the core. In cases where there is no buffer space to store the internal packet, $tx\_cfg\_req$ remains asserted even after $tx\_cfg\_gnt$ has been asserted. Your design does not need to assert $tx\_cfg\_gnt$ again because the initial assertion has been captured.
			If you do not wish to alter the prioritization of the transmission of internally generated TLPs, assert this signal continuously.
s_axis_tx_tuser[1]	tx_err_fwd	Input	Transmit Error Forward: This input marks the current packet in progress as error-poisoned. It can be asserted any time between SOF and EOF, inclusive. The tx_err_fwd signal must not be asserted if (tx_str)s_axis_tx_tuser[2] is asserted.
s_axis_tx_tuser[0]	tx_ecrc_gen	Input	Transmit ECRC Generate: Causes the end-to-end cyclic redundancy check (ECRC) digest to be appended. This input must be asserted at the beginning of the TLP.

#### **Receive Interface**

Table 2-10 defines the receive (RX) interface signals. The bus m\_axis\_rx\_tuser consists of unrelated signals. Mnemonics for these signals are used throughout this document in place of the TUSER signal names.

#### Table 2-10: Receive Interface Signals

Name	Mnemonic	Direction	Description	l	
m_axis_rx_tlast		Output	Receive End-of-Frame (EOF): Signals the end of a packet. Valid only if m_axis_rx_tvalid is also asserted.		
			The 128-bit interface does <i>not</i> use m_axis_rx_tlast signal at all (tied Low), but rather it uses		
			<pre>m_axis_rx_tuser signals.</pre>		
m_axis_rx_tdata[W-1:0]		Output	Receive Data:		
			Packet data being received. Valid only if m_axis_rx_tvalid is also asserted.		
			When a Legacy Interrupt is sent from the Endpoint, TENABLE_MSG_ROUTE attribute should be set to 11'b0000001000 to see this signal toggling along with m_axis_rx_tdata, m_axis_rx_tkeep and m_axis_rx_tuser.		
			Product	Data Bus Width (W)	
			1-lane (2.5 Gb/s and 5.0 Gb/s)	64	
			2-lane (2.5 Gb/s and 5.0 Gb/s)	64	
			4-lane (2.5 Gb/s and 5.0 Gb/s)	64 or 128	
			8-lane (2.5 Gb/s and 5.0 Gb/s)	64 or 128	
			<pre>s_axis_tx_tdata[127:0], rece on either the upper QWORD m_axis_rx_tdata[127:64] or m_axis_rx_tdata[63:0] of the description of is_sof and (rx_is m_axis_rx_tuser[14:10]</pre>	<pre>_tdata[127:64] or lower QWORD _tdata[63:0] of the bus. See the of is_sof and (rx_is_sof[4:0])</pre>	

#### Table 2-10: Receive Interface Signals (Cont'd)

Name	Mnemonic	Direction	Description
m_axis_rx_tkeep[7:0]		Output	Receive Data Strobe:
(64-bit interface only)			Determines which data bytes are valid on m_axis_rx_tdata[63:0] during a given beat (m_axis_rx_tvalid and m_axis_rx_tready both asserted).
			Bit 0 corresponds to the least significant byte on <code>m_axis_rx_tdata</code> and bit 7 correspond to the most significant byte, for example:
			<ul> <li>m_axis_rx_tkeep[0] == 1b,</li> <li>m_axis_rx_tdata[7:0] is valid</li> </ul>
			<ul> <li>m_axis_rx_tkeep[7] == 0b,</li> <li>m_axis_rx_tdata[63:56] is not valid</li> </ul>
			When m_axis_rx_tlast is not asserted, the only valid value is 0xFF.
			<ul><li>When m_axis_rx_tlast is asserted, valid values are:</li><li>64-bit: Only 0x0F and 0xFF are valid</li></ul>
m_axis_rx_tuser[14:10]	rx_is_sof[4:0]	Output	Indicates the start of a new packet header in
(128-bit interface only)			m_axis_rx_tdata:
-			Bit 4: Asserted when a new packet is present
			<ul> <li>Bit 0-3: Indicates byte location of start of new packet, binary encoded</li> </ul>
			Valid values:
			<ul> <li>5'b10000 = SOF at AXI byte 0 (DWORD 0) m_axis_rx_tdata[7:0]</li> </ul>
			<ul> <li>5'b11000 = SOF at AXI byte 8 (DWORD 2) m_axis_rx_tdata[71:64]</li> </ul>
			<ul> <li>5'b00000 = No SOF present</li> </ul>
m_axis_rx_tuser[21:17]	rx_is_eof[4:0]	Output	Indicates the end of a packet in m_axis_rx_tdata:
(128-bit interface only)			• Bit 4: Asserted when a packet is ending
			<ul> <li>Bit 0-3: Indicates byte location of end of the packet, binary encoded</li> </ul>
			Valid values:
			<ul> <li>5'b10011 = EOF at AXI byte 3 (DWORD 0) m_axis_rx_tdata[31:24]</li> </ul>
			<ul> <li>5'b10111 = EOF at AXI byte 7 (DWORD 1) m_axis_rx_tdata[63:56]</li> </ul>
			<ul> <li>5'b11011 = EOF at AXI byte 11 (DWORD 2) m_axis_rx_tdata[95:88]</li> </ul>
			<ul> <li>5'b11111 = EOF at AXI byte 15 (DWORD 3) m_axis_rx_tdata[127:120]</li> </ul>
			• 5'b01111 = No EOF present

#### Table 2-10: Receive Interface Signals (Cont'd)

Name	Mnemonic	Direction	Description
m_axis_rx_tuser[1]	rx_err_fwd	Output	Receive Error Forward:
			<ul> <li>64-bit interface: When asserted, marks the packet in progress as error-poisoned. Asserted by the core for the entire length of the packet.</li> </ul>
			• <i>128-bit interface:</i> When asserted, marks the current packet in progress as error-poisoned. Asserted by the core for the entire length of the packet. If asserted during a straddled data transfer, applies to the packet that is beginning.
m_axis_rx_tuser[0]	rx_ecrc_err	Output	Receive ECRC Error: Indicates the current packet has an ECRC error. Asserted at the packet EOF.
m_axis_rx_tvalid		Output	Receive Source Ready: Indicates that the core is presenting valid data on m_axis_rx_tdata.
m_axis_rx_tready		Input	Receive Destination Ready: Indicates that the user application is ready to accept data on m_axis_rx_tdata. The simultaneous assertion of m_axis_rx_tvalid and m_axis_rx_tready marks the successful transfer of one data beat on s_axis_tx_tdata. For a Root port configuration, when a Legacy Interrupt is sent from the Endpoint, the ENABLE_MSG_ROUTE attribute should be set to 11'b00000001000 to see this signal toggling along with m_axis_rx_tdata,
			m_axis_rx_tkeep and m_axis_rx_tuser.
rx_np_ok		Input	Receive Non-Posted OK: The user application asserts this signal when it is ready to accept Non-Posted Request TLPs. rx_np_ok must be deasserted when the user application cannot process received Non-Posted TLPs, so that these can be buffered within the receive queue of the core. In this case, Posted and Completion TLPs received after the Non-Posted TLPs bypass the blocked TLPs.
			When the user application approaches a state where it is unable to service Non-Posted Requests, it must deassert rx_np_ok two clock cycle before the core asserts m_axis_rx_tlast of the next-to-last Non-Posted TLP the user application can accept.
rx_np_req		Input	Receive Non-Posted Request: When asserted, requests one non-posted TLP from the core per user_clk cycle. If the user application can process received Non-Posted TLPs at the line rate, this signal can be constantly asserted. If the user application is not requesting Non-Posted packets, received Posted and Completion TLPs bypass waiting Non-Posted TLPs.

Table 2-10:	Receive Interface Signals (Cont'd)
-------------	------------------------------------

Name	Mnemonic	Direction	Description
m_axis_rx_tuser[9:2]	rx_bar_hit[7:0]	Output	Receive BAR Hit: Indicates BAR(s) targeted by the current receive transaction. Asserted from the beginning of the packet to m_axis_rx_tlast.
			<ul> <li>(rx_bar_hit[0])m_axis_rx_tuser[2]: BAR0</li> </ul>
			<ul> <li>(rx_bar_hit[1])m_axis_rx_tuser[3]: BAR1</li> </ul>
			<ul> <li>(rx_bar_hit[2])m_axis_rx_tuser[4]: BAR2</li> </ul>
			<ul> <li>(rx_bar_hit[3])m_axis_rx_tuser[5]: BAR3</li> </ul>
			<ul> <li>(rx_bar_hit[4])m_axis_rx_tuser[6]: BAR4</li> </ul>
			<ul> <li>(rx_bar_hit[5])m_axis_rx_tuser[7]: BAR5</li> </ul>
			<ul> <li>(rx_bar_hit[6])m_axis_rx_tuser[8]: Expansion ROM Address</li> </ul>
			If two BARs are configured into a single 64-bit address, both corresponding rx_bar_hit bits are asserted.
			<ul> <li>m_axis_rx_tuser[8:4] are not applicable to Root Port configurations.</li> </ul>
			• m_axis_rx_tuser[9] is reserved for future use.
m_axis_rx_tuser[16:15]			Reserved

#### **Physical Layer Interface**

The Physical Layer (PL) interface enables the user design to inspect the status of the Link and Link Partner and control the Link State. Table 2-11 describes the signals for the PL interface.

Table 2-11:	Physical Layer Interfac	e Signals
-------------	-------------------------	-----------

Name	Direction	Description
pl_initial_link_width[2:0]	Output	Initial Negotiated Link Width: Indicates the link width after the PCI Express port has achieved the first successful link training. Initial Negotiated Link Width represents the widest link width possible during normal operation of the link, and can be equal to or smaller than the capability link width (smaller of the two) supported by link partners. This value is reset when the core is reset or the LTSSM goes through the Detect state. Otherwise the value remains the same.
		• 000: Link not trained
		• 001: 1-Lane link
		• 010: 2-Lane link
		• 011: 4-Lane link
		• 100: 8-Lane link
pl_phy_lnk_up	Output	Physical Layer Link Up Status: Indicates the physical layer link up status.

#### Table 2-11: Physical Layer Interface Signals (Cont'd)

Name	Direction	Description
pl_lane_reversal_mode[1:0]	Output	Lane Reversal Mode: Indicates the current Lane Reversal mode.
		• 00: No reversal
		• 01: Lanes 1:0 reversed
		• 10: Lanes 3:0 reversed
		• 11: Lanes 7:0 reversed
pl_link_gen2_cap	Output	Link Gen2 Capable: Indicates that the PCI Express link is 5.0 Gb/s (Gen 2) speed capable (both the Link Partner and the Device are Gen 2 capable)
		• 0: Link is not Gen2 Capable
		• 1: Link is Gen2 Capable
pl_link_partner_gen2_supported	Output	Link Partner Gen2 Capable: Indicates if the PCI Express link partner advertises 5.0 Gb/s (Gen2) capability. Valid only when user_lnk_up is asserted.
		• 0: Link partner not Gen2 capable
		• 1: Link partner is Gen2 capable
pl_link_upcfg_cap	Output	Link Upconfigure Capable: Indicates the PCI Express link is Upconfigure capable. Valid only when user_lnk_up is asserted.
		0: Link is not Upconfigure capable
		1: Link is Upconfigure capable
pl_sel_lnk_rate	Output	Current Link Rate: Reports the current link speed. Valid only when user_lnk_up is asserted.
		• 0: 2.5 Gb/s
		• 1: 5.0 Gb/s
pl_sel_lnk_width[1:0]	Output	Current Link Width: Reports the current link width. Valid only when user_lnk_up is asserted.
		• 00: 1-Lane link
		• 01: 2-Lane link
		• 10: 4-Lane link
		• 11: 8-Lane link

#### Table 2-11: Physical Layer Interface Signals (Cont'd)

Name	Direction	Description
pl_ltssm_state[5:0]	Output	LTSSM State: Shows the current LTSSM state (hex).
		• 0, 1: Detect Quiet
		• 2, 3: Detect Active
		• 4: Polling Active
		5: Polling Configuration
		<ul> <li>6: Polling Compliance, Pre_Send_EIOS</li> </ul>
		<ul> <li>7: Polling Compliance, Pre_Timeout</li> </ul>
		<ul> <li>8: Polling Compliance, Send_Pattern</li> </ul>
		<ul> <li>9: Polling Compliance, Post_Send_EIOS</li> </ul>
		<ul> <li>A: Polling Compliance, Post_Timeout</li> </ul>
		B: Configuration Linkwidth, State 0
		C: Configuration Linkwidth, State 1
		<ul> <li>D: Configuration Linkwidth, Accept 0</li> </ul>
		<ul> <li>E: Configuration Linkwidth, Accept 1</li> </ul>
		F: Configuration Lanenum Wait
		<ul> <li>10: Configuration Lanenum, Accept</li> </ul>
		<ul> <li>11: Configuration Complete x1</li> </ul>
		<ul> <li>12: Configuration Complete x2</li> </ul>
		<ul> <li>13: Configuration Complete x4</li> </ul>
		<ul> <li>14: Configuration Complete x8</li> </ul>
		15: Configuration Idle
		• 16: L0
		• 17: L1 Entry0
		• 18: L1 Entry1
		<ul> <li>19: L1 Entry2 (also used for the L2/L3 Ready pseudo state)</li> </ul>
		• 1A: L1 Idle
		• 1B: L1 Exit
		1C: Recovery Rcvrlock
		1D: Recovery Rcvrcfg
		• 1E: Recovery Speed_0
		<ul> <li>1F: Recovery Speed_1</li> </ul>
		• 20: Recovery Idle
		• 21: Hot Reset
		• 22: Disabled Entry 0
		• 23: Disabled Entry 1
		• 24: Disabled Entry 2
		• 25: Disabled Idle

#### Table 2-11: Physical Layer Interface Signals (Cont'd)

Name	Direction	Description
pl_ltssm_state[5:0] (Cont'd)	Output	• 26: Root Port, Configuration, Linkwidth State 0
		• 27: Root Port, Configuration, Linkwidth State 1
		• 28: Root Port, Configuration, Linkwidth State 2
		• 29: Root Port, Configuration, Link Width Accept 0
		• 2A: Root Port, Configuration, Link Width Accept 1
		• 2B: Root Port, Configuration, Lanenum_Wait
		<ul> <li>2C: Root Port, Configuration, Lanenum_Accept</li> </ul>
		• 2D: Timeout To Detect
		• 2E: Loopback Entry0
		• 2F: Loopback Entry1
		• 30: Loopback Active0
		• 31: Loopback Exit0
		• 32: Loopback Exit1
		• 33: Loopback Master Entry0
pl_rx_pm_state[1:0]	Output	RX Power Management State: Indicates the RX Power Management State:
		• 00: RX Not in L0s
		• 01: RX LOs Entry
		• 10: RX L0s Idle
		• 11: RX LOs FTS
pl_tx_pm_state[2:0]	Output	TX Power Management State: Indicates the TX Power Management State:
		• 000: TX not in L0s
		• 001: TX L0s Entry0
		• 010: TX L0s Entry1
		• 011: TX L0s Entry2
		• 100: TX L0s Idle
		• 101: TX L0s FTS0
		• 110: TX L0s FTS1
		• 111: TX L0s FTS2
pl_directed_link_auton	Input	Directed Autonomous Link Change: Specifies the reason for directed link width and speed change. This must be used in conjunction with pl_directed_link_change[1:0], pl_directed_link_speed, and pl_directed_link_width[1:0] inputs.
		O: Link reliability driven
		<ul> <li>1: Application requirement driven (autonomous)</li> </ul>

#### Table 2-11: Physical Layer Interface Signals (Cont'd)

Name	Direction	Description
pl_directed_link_change[1:0]	Input	Directed Link Change Control: Directs the PCI Express Port to initiate a link width and/or speed change. Link change operation must be initiated when user_lnk_up is asserted. For a Root Port, pl_directed_link_change must not be set to 10 or 11 unless the attribute RP_AUTO_SPD = 11.
		• 00: No change
		• 01: Link width
		• 10: Link speed
		<ul> <li>11: Link width and speed (level-triggered)</li> </ul>
pl_directed_link_speed	Input	Directed Target Link Speed: Specifies the target link speed for a directed link change operation, in conjunction with the pl_directed_link_change[1:0] input. The target link speed must not be set High unless the pl_link_gen2_capable output is High.
		• 0: 2.5 Gb/s
		• 1: 5.0 Gb/s
pl_directed_link_width[1:0]	Input	Directed Target Link Width: Specifies the target link width for a directed link change operation, in conjunction with pl_directed_link_change[1:0] input. Encoding Target Link Width: • 00: 1-Lane link
		• 01: 2-Lane link
		• 10: 4-Lane link
		• 11: 8-Lane link
pl_directed_change_done	Output	Directed Link Change Done: Indicates to the user application that the directed link speed change or directed link width change is done.
pl_upstream_prefer_deemph	Input	<pre>Endpoint Preferred Transmitter De-emphasis: Enables the Endpoint to control de-emphasis used on the link at 5.0 Gb/s speeds. pl_upstream_prefer_deemph can be changed in conjunction with pl_directed_link_speed and pl_directed_link_change[1:0] inputs when transitioning from 2.5 Gb/s to 5.0 Gb/s data rates. Value presented on pl_upstream_prefer_deemph depends upon the property of PCI Express physical interconnect channel in use.</pre> <ul> <li>0: -6 dB de-emphasis recommended for short, reflection dominated channels.</li> </ul>
		<ul> <li>1: –3.5 dB de-emphasis recommended for long, loss dominated channels.</li> </ul>

#### Table 2-12: Role-Specific Physical Layer Interface Signals: Endpoint

Name	Direction	Description
pl_received_hot_rst	Output	Hot Reset Received: Indicates that an in-band hot reset command has been received.

Name	Direction	Description
pl_transmit_hot_rst	Input	Transmit Hot Reset: Active-High. Directs the PCI Express port to transmit an in-band hot reset.
		<pre>pl_transmit_hot_rst input port must be asserted until pl_ltssm_state is 6 ' h21 (in the hot reset state). Once it enters the hot reset state, pl_transmit_hot_rst input can be deasserted to allow the link to retrain.</pre>
pl_downstream_deemph_source	Input	Root Port Preferred Transmitter De-emphasis: Enables the Root Port to control de-emphasis used on the link at 5.0 Gb/s speeds.
		• 0: Use Upstream link partner preferred de-emphasis.
		• 1: Use Selectable de-emphasis value from Link Control 2 register.

#### Table 2-13: Role-Specific Physical Layer Interface Signals: Root Port

#### **Configuration Interface**

The Configuration (CFG) interface enables the user design to inspect the state of the Endpoint for PCIe configuration space. The user design provides a 10-bit configuration address, which selects one of the 1024 configuration space double word (DWORD) registers. The Endpoint returns the state of the selected register over the 32-bit data output port. Table 2-14 defines the Configuration interface signals. See Designing with Configuration Space Registers and Configuration Interface for usage.

Name	Direction	Description
cfg_mgmt_do[31:0]	Output	Configuration Data Out: A 32-bit data output port used to obtain read data from the configuration space inside the core.
cfg_mgmt_rd_wr_done	Output	Configuration Read Write Done: Read-write done signal indicates a successful completion of the user configuration register access operation.
		<ul> <li>For a user configuration register read operation, this signal validates the cfg_mgmt_do[31:0] data-bus value.</li> </ul>
		<ul> <li>For a user configuration register write operation, the assertion indicates completion of a successful write operation.</li> </ul>
cfg_mgmt_di[31:0]	Input	Configuration Data In: A 32-bit data input port used to provide write data to the configuration space inside the core.
cfg_mgmt_dwaddr[9:0]	Input	Configuration DWORD Address: A 10-bit address input port used to provide a configuration register DWORD address during configuration register accesses.
cfg_mgmt_byte_en[3:0]	Input	Configuration Byte Enable: Byte enables for configuration register write access.
cfg_mgmt_wr_en	Input	Configuration Write Enable: Write enable for configuration register access.
cfg_mgmt_rd_en	Input	Configuration Read Enable: Read enable for configuration register access.

#### Table 2-14: Configuration Interface Signals

Table 2-14:	Configuration	<b>Interface Signals</b>	(Cont'd)
-------------	---------------	--------------------------	----------

Name	Direction	Description	
cfg_mgmt_wr_readonly	Input	Management Write Read Only Bits: Write enable to treat any Read Only bit in the current Management Write as a RW bit, not including bits set by attributes, reserved bits, and status bits.	
cfg_status[15:0]	Output	Configuration Status: Status register from the Configuration Space Header. Not supported.	
cfg_command[15:0]	Output	Configuration Command: Command register from the Configuration Space Header.	
cfg_dstatus[15:0]	Output	Configuration Device Status: Device status register from the PCI Express Capability Structure.	
cfg_dcommand[15:0]	Output	Configuration Device Command: Device control register from the PCI Express Capability Structure.	
cfg_dcommand2[15:0]	Output	Configuration Device Command 2: Device control 2 register from the PCI Express Capability Structure.	
cfg_lstatus[15:0]	Output	Configuration Link Status: Link status register from the PCI Express Capability Structure.	
cfg_lcommand[15:0]	Output	Configuration Link Command: Link control register from the PCI Express Capability Structure.	
cfg_aer_ecrc_gen_en	Output	Configuration AER - ECRC Generation Enable: AER Capability and Control Register bit 6. When asserted, indicates that ECRC Generation has been enabled by the host.	
cfg_aer_ecrc_check_en	Output	Configuration AER - ECRC Check Enable: AER Capability and Control Register bit 8. When asserted, indicates that ECRC Checking has been enabled by the host.	
cfg_pcie_link_state[2:0]	Output	PCI Express Link State: This encoded bus reports the PCI Express Link State information.	
		• 000: L0	
		• 001: PPM L1	
		• 010: PPM L2/L3 Ready	
		• 011: PM_PME	
		100: in or transitioning to/from ASPM LOs	
		101: transitioning to/from PPM L1	
		110: transition to PPM L2/L3 Ready	
		• 111: Reserved	
cfg_trn_pending	Input	User Transaction Pending: If asserted, sets the Transactions Pending bit in the Device Status Register.	
		<i>Note:</i> You must assert this input if the user application has not received a completion to an upstream request.	
cfg_dsn[63:0]	Input	Configuration Device Serial Number: Serial Number Register fields of the Device Serial Number extended capability.	
cfg_pmcsr_pme_en	Output	PMCSR PME Enable: PME_En bit (bit 8) in the Power Management Control/Status Register.	

Table 2-14:	Configuration	Interface Sig	gnals (Cont'd)
-------------	---------------	---------------	----------------

Name	Direction	Description
cfg_pmcsr_pme_status	Output	PMCSR PME_Status: PME_Status bit (bit 15) in the Power Management Control/Status Register.
cfg_pmcsr_powerstate[1:0]	Output	PMCSR PowerState: PowerState bits (bits 1:0) in the Power Management Control/Status Register.
cfg_pm_halt_aspm_l0s	Input	Halt ASPM LOs: When asserted, it prevents the core from going into ASPM LOs. If the core is already in LOs, it causes the core to return to LO. cfg_pm_force_state, however, takes precedence over this input.
cfg_pm_halt_aspm_l1	Input	Halt ASPM L1: When asserted, it prevents the core from going into ASPM $L1^{(1)}$ . If the core is already in L1, it causes the core to return to L0. cfg_pm_force_state, however, takes precedence over this input.
cfg_pm_force_state[1:0]	Input	Force PM State: Forces the Power Management State machine to attempt to stay in or move to the desired state.
		• 00: Move to or stay in L0
		• 01: Move to or stay in PPM L1
		• 10: Move to or stay in ASPM L0s
		<ul> <li>11: Move to or stay in ASPM L1<sup>(1)</sup></li> </ul>
cfg_pm_force_state_en	Input	Force PM State Transition Enable: Enables the transition to/stay in the desired Power Management state, as indicated by cfg_pm_force_state. If attempting to move to a desired state, cfg_pm_force_state_en must be held asserted until cfg_pcie_link_state indicates a move to the desired state.
cfg_received_func_lvl_rst	Output	Received Function Level Reset: Indicates when the Function Level Reset has been received (FLR Configuration Register has been set).
		<b>Note:</b> This feature is not supported in this core. DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE is always set to FALSE, and this port is unused.
cfg_vc_tcvc_map[6:0]	Output	Configuration VC Resource Control TC/VC Map: Indicates whether TCs 1 through 7 are valid for VC0.
cfg_msg_received	Output	Message Received: Active-High. Notifies you that a Message TLP was received on the Link.
cfg_msg_data[15:0]	Output	Message Requester ID: The Requester ID of the Message was received. Valid only along with assertion of cfg_msg_received.

#### Notes:

1. ASPM L1 is not supported in the 7 Series Integrated Block for PCIe.



Table 2-15:	Role-Specific Configuration Interface Signals: Endpoint
-------------	---

Name	Direction	Description
cfg_bus_number[7:0]	Output	Configuration Bus Number: Provides the assigned bus number for the device. The user application must use this information in the Bus Number field of outgoing TLP requests. Default value after reset is 00h. Refreshed whenever a Type 0 Configuration Write packet is received.
cfg_device_number[4:0]	Output	Configuration Device Number: Provides the assigned device number for the device. The user application must use this information in the Device Number field of outgoing TLP requests. Default value after reset is 00000b. Refreshed whenever a Type 0 Configuration Write packet is received.
cfg_function_number[2:0]	Output	Configuration Function Number: Provides the function number for the device. The user application must use this information in the Function Number field of outgoing TLP request. Function number is hardwired to 000b.
cfg_to_turnoff	Output	Configuration To Turnoff: Output that notifies you that a PME_TURN_Off message has been received and the CMM starts polling the cfg_turnoff_ok input coming in. After cfg_turnoff_ok is asserted, CMM sends a PME_To_Ack message to the upstream device.
cfg_turnoff_ok	Input	Configuration Turnoff OK: The user application can assert this to notify the Endpoint that it is safe to turn off power.
cfg_pm_wake	Input	Configuration Power Management Wake: A one-clock cycle assertion informs the core to generate and send a Power Management Wake Event (PM_PME) Message TLP to the upstream link partner.
		<b>Note:</b> The user application asserts this input only under stable link conditions as reported on the cfg_pcie_link_state[2:0] bus. Assertion of this signal when the PCI Express link is in transition results in incorrect behavior on the PCI Express link.
cfg_msg_received_pm_as_nak	Output	Received Power Management Active State NAK Message: Indicates that a PM_AS_NAK Message was received on the link.
cfg_msg_received_setslotpowerlimit	Output	Received Set Slot Power Limit: Indicates that a Set Slot Power Limit Message was received on the link. The data of the Set Slot Power Limit Message is delivered on the cfg_msg_data output.

#### Table 2-16: Role-Specific Configuration Interface Signals: Root Port

Name	Direction	Description
cfg_ds_bus_number[7:0]	Input	Configuration Downstream Bus Number: Provides the bus number (Requester ID) of the Downstream Port. This is used in TLPs generated inside the core and does not affect the TLPs presented on the AXI4-Stream interface.
cfg_ds_device_number[4:0]	Input	Configuration Downstream Device Number: Provides the device number (Requester ID) of the Downstream Port. This is used in TLPs generated inside the core and does not affect the TLPs presented on the transaction interface.

Table 2-16:	Role-Specific Configuration Interface S	Signals: Root Port <i>(Cont'd)</i>
<i>Tubic</i> 2 10.	Noie-Specific configuration interface a	

Name	Direction	Description
cfg_ds_function_number[2:0]	Input	Configuration Downstream Function Number: Provides the function number (Requester ID) of the Downstream Port. This is used in TLPs generated inside the core and does not affect the TLPs presented on the transaction interface.
cfg_wr_rw1c_as_rw	Input	Configuration Write RW1C Bit as RW: Indicates that the current write operation should treat any RW1C bit as a RW bit. Normally, a RW1C bit is cleared by writing a 1 to it, and can normally only be set by internal core conditions. However, during a configuration register access operation with this signal asserted, for every bit on cfg_di that is 1, the corresponding RW1C configuration register bit is set to 1. A value of 0 on cfg_di during this operation has no effect, and non-RW1C bits are unaffected regardless of the value on cfg_di.
cfg_msg_received_err_cor	Output	Received ERR_COR Message: Active-High. Indicates that the core received an ERR_COR Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_err_non_fatal	Output	Received ERR_NONFATAL Message: Active-High. Indicates that the core received an ERR_NONFATAL Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_err_fatal	Output	Received ERR_FATAL Message: Active-High. Indicates that the core received an ERR_FATAL Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_pm_send_pme_to	Input	Configuration Send Turn-off: Asserting this active-Low input causes the Root Port to send Turn Off Message. When the link partner responds with a Turn Off Ack, this is reported on cfg_msg_received_pme_to_ack, and the final transition to L3 Ready is reported on cfg_pcie_link_state. Tie-off to 0 for Endpoint.
cfg_msg_received_err_pme_to_ack	Output	Received PME_TO_Ack Message: Active-High. Indicates that the core received an PME_TO_Ack Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_assert_inta	Output	Received Assert_INTA Message: Active-High. Indicates that the core received an Assert INTA Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_assert_intb	Output	Received Assert_INTB Message: Active-High. Indicates that the core received an Assert_INTB Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_assert_intc	Output	Received Assert_INTC Message: Active-High. Indicates that the core received an Assert_INTC Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].

Table 2-16: Role-Specific Configuration Interface Signals: Root Port (Cont	uration Interface Signals: Root Port (Cont'd)
--	---

Name	Direction	Description
cfg_msg_received_assert_intd	Output	Received Assert_INTD Message: Active-High. Indicates that the core received an Assert_INTD Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_deassert_inta	Output	Received Deassert_INTA Message: Active-High. Indicates that the core received a Deassert_INTA Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_deassert_intb	Output	Received Deassert_INTB Message: Active-High. Indicates that the core received a Deassert_INTB Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_deassert_intc	Output	Received Deassert_INTC Message: Active-High. Indicates that the core received a Deassert_INTC Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_deassert_intd	Output	Received Deassert_INTD Message: Active-High. Indicates that the core received a Deassert_INTD Message. Valid only along with assertion of cfg_msg_received. The Requester ID of this Message Transaction is provided on cfg_msg_data[15:0].
cfg_msg_received_pm_pme	Output	Received PME Message: Indicates that a Power Management Event Message was received on the link.

#### **Interrupt Interface Signals**

Table 2-17 defines the Interrupt interface signals.

Table 2-17:	Configuration	<b>Interface Signals:</b>	Interrupt Interface	- Endpoint Only
	0	0	•	

Name	Direction	Description	
cfg_interrupt	Input	Configuration Interrupt: Interrupt-request signal. The user application can assert this input to cause the selected interrupt message type to be transmitted by the core. The signal should be held High until cfg_interrupt_rdy is asserted.	
cfg_interrupt_rdy	Output	Configuration Interrupt Ready: Interrupt grant signal. The simultaneous assertion of cfg_interrupt_rdy and cfg_interrupt indicates that the core has successfully transmitted the requested interrupt message.	
cfg_interrupt_assert	Input	Configuration Legacy Interrupt Assert/Deassert Select: Selects between Assert and Deassert messages for Legacy interrupts when cfg_interrupt is asserted. Not used for MSI interrupt	
		Value Message Type	
		1 Assert	
		0 Deassert	

Table 2-17:	Configuration Interface Signals: Interrupt Interface - Endpoint Only (Configuration Interface - Endpoint Only)	Cont'd)

Name	Direction	Description
cfg_interrupt_di[7:0]	Input	Configuration Interrupt Data In: For MSIs, the portion of the Message Data that the Endpoint must drive to indicate the MSI vector number, if Multi-Vector Interrupts are enabled. The value indicated by cfg_interrupt_mmenable[2:0] determines the number of lower-order bits of Message Data that the Endpoint provides; the remaining upper bits of cfg_interrupt_di[7:0] are not used. For Single-Vector Interrupts, cfg_interrupt_di[7:0] is not used. For Legacy Interrupt messages (Assert_INTx, Deassert_INTx), only INTA (00h) is supported.
cfg_interrupt_do[7:0]	Output	Configuration Interrupt Data Out: The value of the lowest eight bits of the Message Data field in the MSI capability structure of the Endpoint. This value is provided for informational purposes and backwards compatibility.
cfg_interrupt_mmenable[2:0]	Output	Configuration Interrupt Multiple Message Enable: This is the value of the Multiple Message Enable field and defines the number of vectors the system allows for multi-vector MSI. Values range from 000b to 101b. A value of 000b indicates that single-vector MSI is enabled, while other values indicate the number of lower-order bits that can be overridden by cfg_interrupt_di[7:0]. • 000: 0 bits • 001: 1 bit • 010: 2 bits • 101: 3 bits • 100: 4 bits
cfg_interrupt_msienable	Output	<ul> <li>Configuration Interrupt MSI Enabled: Indicates that MSI messaging is enabled.</li> <li>0: Only Legacy (INTX) interrupts or MSI-X Interrupts can be sent.</li> <li>1: Only MSI Interrupts should be sent.</li> </ul>
cfg_interrupt_msixenable	Output	<ul> <li>Configuration Interrupt MSI-X Enabled: Indicates that the MSI-X messaging is enabled.</li> <li>0: Only Legacy (INTX) interrupts or MSI Interrupts can be sent.</li> <li>1: Only MSI-X Interrupts should be sent.</li> </ul>
cfg_interrupt_msixfm	Output	Configuration Interrupt MSI-X Function Mask: Indicates the state of the Function Mask bit in the MSI-X Message Control field. If 0, the Mask bit of each vector determines its masking. If 1, all vectors are masked, regardless of their per-vector Mask bit states.

Name	Direction	Description	
cfg_pciecap_interrupt_msgnum[4:0]	Input	Configuration PCIe Capabilities - Interrupt Message Number: This input sets the Interrupt Message Number field in the PCI Express Capability register. This input value must be adjusted if only MSI is enabled and the host adjusts the Multiple Message Enable field such that it invalidates the current value.	
cfg_interrupt_stat	Input	Configuration Interrupt Status: Causes the Interrupt Status bit to be set or cleared when the automatic setting of the Interrupt Status bit based on the Interrupt Interface inputs is disabled.	

#### Table 2-17: Configuration Interface Signals: Interrupt Interface - Endpoint Only (Cont'd)

#### **Error Reporting Signals**

Table 2-18 defines the user application error-reporting signals.

Table 2-18:	User Application Error-Reporting Signals
-------------	--

Port Name	Direction	Description
cfg_err_ecrc	Input	ECRC Error Report: You can assert this signal to report an ECRC error (end-to-end CRC).
cfg_err_ur	Input	Configuration Error Unsupported Request: You can assert this signal to report that an unsupported request was received. This signal is ignored if cfg_err_cpl_rdy is deasserted.
cfg_err_cpl_timeout <sup>(1)</sup>	Input	Configuration Error Completion Timeout: You can assert this signal to report that a completion timed out.
cfg_err_cpl_unexpect	Input	Configuration Error Completion Unexpected: You can assert this signal to report that an unexpected completion was received.
cfg_err_cpl_abort	Input	Configuration Error Completion Aborted: You can assert this signal to report that a completion was aborted. This signal is ignored if cfg_err_cpl_rdy is deasserted.
cfg_err_posted	Input	Configuration Error Posted: This signal is used to further qualify any of the cfg_err_* input signals. When this input is asserted concurrently with one of the other signals, it indicates that the transaction that caused the error was a posted transaction.
cfg_err_cor <sup>(1)</sup>	Input	Configuration Error Correctable Error: You can assert this signal to report that a correctable error was detected.
cfg_err_atomic_egress_blocked	Input	Configuration Error AtomicOp Egress Blocked: You can assert this signal to report that an Atomic TLP was blocked.
		Configuration Error Corrected Internal: You can assert this signal to report that an Internal error occurred and was corrected. This input is only sampled if AER is enabled.
cfg_err_internal_uncor	Input	Configuration Error Uncorrectable Internal: You can assert this signal to report that an Uncorrectable Internal error occurred. This input is only sampled if AER is enabled.
cfg_err_malformed	Input	Configuration Error Malformed Error: You can assert this signal to report a Malformed Error.

Table 2-18:	<b>User Application</b>	<b>Error-Reporting</b>	Signals (Cont'd)

Port Name	Direction	Description	
cfg_err_mc_blocked	Input	Configuration Error MultiCast Blocked: You can assert this signal to report that a Multicast TLP was blocked.	
cfg_err_poisoned	Input	Configuration Error Poisoned TLP: You can assert this signal to report that a Poisoned TLP was received. Normally, only used if attribute DISABLE_RX_POISONED_RESP=TRUE.	
cfg_err_no_recovery	Input	Configuration Error Cannot Recover: Used to further qualify the cfg_err_poisoned and cfg_err_cpl_timeout input signals. When this input is asserted concurrently with one of these signals, it indicates that the transaction that caused these errors cannot be recovered from. For a Completion Timeout, you can elect not to attempt the Request again. For a received Poisoned TLP, you cannot continue operation. In either case, assertion causes the corresponding error to not be regarded as ANFE.	
cfg_err_tlp_cpl_header[47:0]	Input	Configuration Error TLP Completion Header: Accepts the header information when an error is signaled. This information is required so that the core can issue a correct completion, if required.	
		This information should be extracted from the received error TLP and presented in the given format:	
		[47:41] Lower Address	
		[40:29] Byte Count	
		[28:26] TC	
		[25:24] Attr	
		[23:8] Requester ID	
		[7:0] Tag	
cfg_err_cpl_rdy	Output	Configuration Error Completion Ready: When asserted, this signal indicates that the core can accept assertions on cfg_err_ur and cfg_err_cpl_abort for Non-Posted Transactions. Assertions on cfg_err_ur and cfg_err_cpl_abort are ignored when cfg_err_cpl_rdy is deasserted.	
cfg_err_locked	Input	Configuration Error Locked: This signal is used to further qualify any of the cfg_err_* input signals. When this input is asserted concurrently with one of the other signals, it indicates that the transaction that caused the error was a locked transaction.	
		This signal is for use in Legacy mode. To signal an unsupported request or an aborted completion for a locked transaction, this signal can be used to return a Completion Locked with UR or CA status.	
		<i>Note:</i> When not in Legacy mode, the core automatically returns a Completion Locked, if appropriate.	
cfg_err_aer_headerlog[127:0]	Input	Configuration Error AER Header Log: AER Header log for the signaled error.	

## AMD**7** XILINX

#### Table 2-18: User Application Error-Reporting Signals (Cont'd)

Port Name	Direction	Description
cfg_err_aer_headerlog_set	Output	Configuration Error AER Header Log Set: When asserted, indicates that Error AER Header Log is Set in the case of a Single Header implementation/Full in the case of a Multi-Header implementation and the header for user-reported error is not needed.
cfg_aer_interrupt_msgnum[4:0]	Input	Configuration AER Interrupt Message Number: This input sets the AER Interrupt Message (Root Port only) Number field in the AER Capability - Root Error Status register.
		If AER is enabled, this input must be driven to a value appropriate for MSI or MSIx mode, whichever is enabled. You must adjust this input value if only MSI is enabled, and the host adjusts the Multiple Message Enable field such that it invalidates the current value.
cfg_err_acs	Input	Configuration Error ACS Violation: You can assert this signal to report that an ACS Violation has occurred.

#### Notes:

1. Assert these signals only if the device power state is D0. Asserting these signals in non-D0 device power states might result in an incorrect operation on the PCIe link. For additional information, see the PCI Express Base Specification, rev. 2.1, Section 5.3.1.2 [Ref 2].

 Table 2-19 defines the Error and Advanced Error Reporting Status of the 7 Series Integrated

 Block for PCIe when configured as a Root Port.

#### Table 2-19: Error-Reporting Interface - Root Port Only

Name	Direction	Description
cfg_bridge_serr_en	Output	Configuration Bridge Control – SERR Enable: When asserted, this enables the forwarding of Correctable, Non-Fatal, and Fatal errors, as set in the Bridge Control register bit 1. You must enforce the forwarding of these errors.
cfg_slot_control_electromech_il_ctl_pulse	Output	Electromechanical Interlock Control: Indicates that the Electromechanical Interlock Control bit of the Slot Control Configuration register was written with a '1'.
cfg_root_control_syserr_corr_err_en	Output	System Error on Correctable Error Enable: Indicates the status of the System Error on Correctable Error Enable bit in the Root Control Configuration register. This enables the user logic to generate a System Error for reported Correctable Errors.
cfg_root_control_syserr_non_fatal_err_en	Output	System Error on Non-Fatal Error Enable: Indicates the status of the System Error on Non-Fatal Error Enable bit in the Root Control Configuration register. This enables the user logic to generate a System Error for reported Non-Fatal Errors.

#### Table 2-19: Error-Reporting Interface - Root Port Only (Cont'd)

Name	Direction	Description
cfg_root_control_syserr_fatal_err_en	Output	System Error on Fatal Error Enable: Indicates the status of the System Error on Fatal Error Enable bit in the Root Control Configuration register. This enables the user logic to generate a System Error for reported Fatal Errors.
cfg_root_control_pme_int_en	Output	PME Interrupt Enable: Indicates the status of the PME Interrupt Enable bit in the Root Control Configuration register. This enables the user logic to generate an Interrupt for received PME messages.
cfg_aer_rooterr_corr_err_reporting_en	Output	AER Correctable Error Reporting Enable: Indicates status of the AER Correctable Error Reporting Enable bit in the AER Root Error Command configuration register. This bit enables the user logic to generate Interrupts for reported Correctable Errors.
cfg_aer_rooterr_non_fatal_err_reporting_en	Output	AER Non-Fatal Error Reporting Enable: Indicates status of the AER Non-Fatal Error Reporting Enable bit in the AER Root Error Command configuration register. This bit enables the user logic to generate Interrupts for reported Non-Fatal Errors.
cfg_aer_rooterr_fatal_err_reporting_en	Output	AER Fatal Error Reporting Enable: Indicates status of the AER Fatal Error Reporting Enable bit in the AER Root Error Command configuration register. This bit enables the user logic to generate Interrupts for reported Fatal Errors.
cfg_aer_rooterr_corr_err_received	Output	AER Correctable Error Message Received: Indicates status of the AER Correctable Error Message Received bit in the AER Root Error Status configuration register. This bit indicates that a Correctable Error message was received.
cfg_aer_rooterr_non_fatal_err_received	Output	AER Non-Fatal Error Message Received: Indicates status of the AER Non-Fatal Error Message Received bit in the AER Root Error Status configuration register. This bit indicates that a Non-Fatal Error message was received.
cfg_aer_rooterr_fatal_err_received	Output	AER Fatal Error Message Received: Indicates status of the AER Fatal Error Message Received bit in the AER Root Error Status configuration register. This bit indicates that a Fatal Error message was received.

## **Dynamic Reconfiguration Port Interface**

The Dynamic Reconfiguration Port (DRP) interface allows for the dynamic change of FPGA configuration memory bits of the 7 Series FPGAs Integrated Block for PCI Express core. These configuration bits are represented as attributes for the PCIE\_2\_1 library primitive, which is instantiated as part of this core. Table 2-20 defines the DRP interface signals. For detailed usage information, see Using the Dynamic Reconfiguration Port Interface.

Table 2-20:	Dynamic Reconfiguration Port Interface Signals
-------------	--

Name	Direction	Description
pcie_drp_clk	Input	PCI Express DRP Clock: The rising edge of this signal is the timing reference for all the other DRP signals. Normally, drp_clk is driven with a global clock buffer. The maximum frequency is defined in the appropriate 7 Series FPGAs data sheet (see References in Appendix E).
pcie_drp_en	Input	PCI Express DRP Data Enable: When asserted, this signal enables a read or write operation. If drp_dwe is deasserted, it is a read operation, otherwise a write operation. For any given drp_clk cycle, all other input signals are not affected if drp_den is not active.
pcie_drp_we	Input	PCI Express DRP Write Enable: When asserted, this signal enables a write operation to the port (see drp_den).
pcie_drp_addr[8:0]	Input	PCI Express DRP Address Bus: The value on this bus specifies the individual cell that is written or read. The address is presented in the cycle that drp_den is active.
pcie_drp_di[15:0]	Input	PCI Express DRP Data Input: The value on this bus is the data written to the addressed cell. The data is presented in the cycle that drp_den and drp_dwe are active, and is captured in a register at the end of that cycle, but the actual write occurs at an unspecified time before drp_drdy is returned.
pcie_drp_rdy	Output	PCI Express DRP Ready: This signal is a response to drp_den to indicate that the DRP cycle is complete and another DRP cycle can be initiated. In the case of a DRP read, the drp_do bus must be captured on the rising edge of drp_clk in the cycle that drp_drdy is active. The earliest that drp_den can go active to start the next port cycle is the same clock cycle that drp_drdy is active.
pcie_drp_do[15:0]	Output	PCI Express DRP Data Out: If drp_dwe was inactive when drp_den is activated, the value on this bus when drp_drdy goes active is the data read from the addressed cell. At all other times, the value on drp_do[15:0] is undefined.

## **Internal Port Interface**

Table 2-21 shows the internal port interface signals.

Table 2-21: internal Port	Interface Sig	gnals
---------------------------	---------------	-------

Name	Direction	Description
int_pclk_out_slave	Output	PIPE clock. This is your output clock when shared clock is inside the core.
int_pipe_rxusrclk_out	Output	RXUSERCLK. This is your output clock when shared clock is inside the core.
int_rxoutclk_out	Output	RX Recovered clock. This is your output clock when shared clock is inside the core.
int_dclk_out	Output	DRP clock. This is your output clock to when shared clock is inside the core.

Name	Direction	Description
int_userclk1_out	Output	Core clock. This is your output clock when shared clock is inside the core.
int_userclk2_out	Output	User clock or AXI clock. This is your output clock when shared clock is inside the core.
int_oobclk_out	Output	Out-of-Band clock to the OOB circuitry inside the MGT. This is your output clock when shared clock is inside the core.
int_mmcm_lock_out	Output	MMCM lock. This is your output clock when shared clock is inside the core.
int_qplllock_out	Output	QPLL lock. This is your output signal when shared GT common is inside the core.
int_qplloutclk_out	Output	QPLL output clock. This is your output when shared GT common is inside the core.
int_qplloutrefclk_out	Output	QPLL reference clock. This is your output signal when shared GT common is inside the core.
int_pclk_sel_slave	Input	PIPE clock slave select. One for each lane input signal and can be controlled by you.

## **Internal Configuration Access Port Interface**

Table 2-22 shows the Internal Configuration Access Port (ICAP) interface signals.

Name	Direction	Description
icap_clk	Input	Clock Input
icap_csib	Input	Active-Low ICAP Enable
icap_i	Input	Configuration Data Input Bus
icap_o	Output	Configuration Data Output Bus
icap_rdwrb	Input	Read/Write Select input

#### Table 2-22: ICAP Interface Signals

For more information about ICAP, see *Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide* (UG953) [Ref 15].

## **PCI Configuration Space**

The PCI configuration space consists of three primary parts, illustrated in Table 2-23. These include:

• Legacy PCI v3.0 Type 0/1 Configuration Space Header



- Type 0 Configuration Space Header used by Endpoint applications (see Table 2-24)
- Type 1 Configuration Space Header used by Root Port applications (see Table 2-25)
- Legacy Extended Capability Items
  - PCIe Capability Item
  - Power Management Capability Item
  - Message Signaled Interrupt (MSI) Capability Item
  - MSI-X Capability Item (optional)
- PCIe Extended Capabilities
  - Device Serial Number Extended Capability Structure (optional)
  - Virtual Channel Extended Capability Structure (optional)
  - Vendor Specific Extended Capability Structure (optional)
  - Advanced Error Reporting Extended Capability Structure (optional)
  - Resizable BAR Extended Capability Structure (optional)

The core implements up to four legacy extended capability items. The remaining legacy extended capability space from address  $0 \times A8$  to  $0 \times FF$  is reserved or user-definable (Endpoint configuration only). Also, the locations for any optional capability structure that is not implemented are reserved. If you do not use this space, the core returns  $0 \times 00000000$  when this address range is read. If you implement registers within user-definable locations in the range  $0 \times A8$  to  $0 \times FF$ , this space must be implemented in the user application. You are also responsible for returning  $0 \times 00000000$  for any address within this range that is not implemented in the user application.

For more information about enabling this feature, see Chapter 4, Customizing and Generating the Core. For more information about designing with this feature, see Designing with Configuration Space Registers and Configuration Interface.



**IMPORTANT:** The core optionally implements up to three PCI Express Extended Capabilities. The remaining PCI Express Extended Capability Space is available for you to implement.

The starting address of the space available to you depends on which, if any, of the five optional PCIe Extended Capabilities are implemented. If you implement registers in this space, you can select the starting location of this space, and this space must be implemented in the user application. For more information about enabling this feature, see Extended Capabilities. For more information about designing with this feature, see Designing with Configuration Space Registers and Configuration Interface in Chapter 3.



#### 31 16 15 0 000h Vendor ID Device ID Status Command 004h Class Code Rev ID 008h 00Ch BIST Header Cache Ln Lat Timer 010h 014h 018h 01Ch Header Type Specific 020h (see Table 2-24 and Table 2-25) 024h 028h 02Ch 030h CapPtr 034h 038h 03Ch Intr Pin Intr Line **PM** Capability NxtCap PM Cap 040h BSE PMCSR 044h Data Customizable<sup>(1)</sup> MSI Control MSI Cap 048h NxtCap Message Address (Lower) 04Ch Message Address (Upper) 050h Reserved Message Data 054h Mask Bits 058h 05Ch Pending Bits 060h PE Capability NxtCap PE Cap **PCI Express Device Capabilities** 064h **Device Control Device Status** 068h PCI Express Link Capabilities 06Ch Link Status Link Control 070h Root Port Only<sup>(2)</sup> **Slot Capabilities** 074h 078h Slot Status Slot Control **Root Capabilities** Root Control 07Ch 080h **Root Status** PCI Express Device Capabilities 2 084h **Device Status 2 Device Control 2** 088h

#### Table 2-23: Common PCI Configuration Space Header

XILINX



3	1	16	15		0	
		PCI Expre	ess Link Capabilit	ies 2		
	Link S	tatus 2		Link Co	ntrol 2	
			ted Configurations 0x0000000			
Optional	MSIx (	Control	Nxt	Сар	MSIx Cap	
		Table Offse	t		Table BIR	
		PBA Offset			PBA BIR	
	Reserved Legacy Configuration Space (Returns 0x0000000)					
Optional <sup>(3)</sup>	Next Cap	Cap. Ver.	PCI Exp	ress Extende	d Capability - DSN	
	PCI Express Device Serial Number (1st)					
	PCI Express Device Serial Number (2nd)					
Optional <sup>(3)</sup>	Next Cap	Cap. Ver.		PCI Express Extended Capability - VC		
	Port VC Capability Register 1					
		Port VC	Capability Regist	er 2		
	Port VC Status Port VC Contro			Control		
	VC Resource Capability Register 0					
	VC Resource Control Register 0					
	VC Resource Status Register 0					
Optional <sup>(3)</sup>	Next Cap         Cap.         PCI Express Extended Capability - VSE           Ver.         Ver.			d Capability - VSEC		
	Vendor Specific Header					
	Vendor Specific - Loopback Command					
	Vendor Specific - Loopback Status					
	Vendor Specific - Error Count #1					
		Vendor Sp	ecific - Error Cou	int #2		

#### Table 2-23: Common PCI Configuration Space Header (Cont'd)

	31	16	15 0			
	Next Cap	Next Cap Cap. Ver. PCI Express Extended Cap. ID (AER)				
		Uncorrectable E	rror Status Register			
		Uncorrectable	Error Mask Register			
		Uncorrectable Er	ror Severity Register			
		Correctable Er	ror Status Register			
Optional <sup>(3)</sup>		Correctable E	rror Mask Register			
		Advanced Error Ca	ap. & Control Register			
		Header L	og Register 1			
		Header L	og Register 2			
		Header L	og Register 3			
		Header L	og Register 4			
		Root Error Co	ommand Register			
Optional, Root Port only <sup>(3)</sup>	Root Error Status Register					
-		Error Source ID Register				
	Next Cap	Cap. Ver.	PCI Express Extended Cap. ID (RBA	R)		
		Resizable BAR Capability Register(0)				
	Rese	erved	Resizable BAR Control(0)			
		Resizable BAR Capability Register(1)				
	Rese	erved	Resizable BAR Control(1)			
		Resizable BAR C	apability Register(2)			
Optional <sup>(3)</sup>	Rese	erved	Resizable BAR Control(2)			
		Resizable BAR Capability Register(3)				
	Rese	erved	Resizable BAR Control(3)			
	Resizable BAR Capability Register(4)					
	Rese	erved	Resizable BAR Control(4)			
-	Resizable BAR Capability Register(5)					

#### Table 2-23: Common PCI Configuration Space Header (Cont'd)

#### Notes:

**XILINX** 

- 1. The MSI Capability Structure varies depending on the selections in the Vivado Integrated Design Environment (IDE).
- 2. Reserved for Endpoint configurations (returns  $0 \times 00000000$ ).
- 3. The layout of the PCI Express Extended Configuration Space (100h-FFFh) can change depending on which optional capabilities are enabled. This table represents the Extended Configuration space layout when all five optional extended capability structures are enabled. For more information, see Optional PCI Express Extended Capabilities.

31		16	15	0				
	Devi	ce ID	Vend	or ID	00h			
	Status Command							
	Class Code Rev ID							
	BIST	Header	Lat Timer	Cache Ln	0Ch			
		Base Addres	ss Register 0		10h			
		Base Addres	ss Register 1		14h			
	Base Address Register 2							
	Base Address Register 3							
	Base Address Register 4							
	Base Address Register 5							
	Cardbus CIS Pointer							
	Subsystem ID Subsystem Vendor ID							
	Expansion ROM Base Address							
	Reserved CapPtr							
	Reserved							
	Max Lat	Min Gnt	Intr Pin Intr Line		3Ch			

#### Table 2-24: Type 0 PCI Configuration Space Header

XILINX

#### Table 2-25: Type 1 PCI Configuration Space Header

31	16	15	0			
	Device ID	Vendor ID				
	Status	Command				
	Class Code	Rev ID				
BIST	Header	Lat Timer	Cache Ln	0Ch		
	Base Addre	ss Register 0		10h		
	Base Addre	ss Register 1		14h		
Second Lat Timer	Second Lat Timer Sub Bus Number S		Primary Bus Number	18h		
Seco	ndary Status	I/O Limit	I/O Base	1Ch		
Me	Memory Limit Memory Base					
Prefetcha	ble Memory Limit	Prefetchable Memory Base				
	Prefetchable Ba	se Upper 32 Bits		28h		
	Prefetchable Lir	nit Upper 32 Bits		2Ch		
I/O Lim	it Upper 16 Bits	I/O Base Upper 16 Bits				
	Reserved	CapPtr		34h		
Expansion ROM Base Address						
Bri	dge Control	Intr Pin Intr Line				

## Designing with the Core

This chapter includes guidelines and additional information to make designing with the core easier. It provides design instructions for the 7 Series FPGAs Integrated Block for PCI Express<sup>®</sup> user interface and assumes knowledge of the PCI Express transaction layer packet (TLP) header fields. Header fields are defined in the "Transaction Layer Specification" chapter of the PCI Express Base Specification v2.1 [Ref 2].

## **General Design Guidelines**

### Designing with the 64-Bit Transaction Layer Interface

#### TLP Format on the AXI4-Stream Interface

Data is transmitted and received in Big-Endian order as required by the *PCI Express Base Specification* [Ref 2]. See the "Transaction Layer Specification" chapter of the *PCI Express Base Specification* for detailed information about TLP packet ordering. Figure 3-1 represents a typical 32-bit addressable Memory Write Request TLP (as illustrated in the "Transaction Layer Specification" chapter of the specification).




Figure 3-1: PCI Express Base Specification Byte Order



When using the AXI4-Stream interface, packets are arranged on the entire 64-bit datapath. Figure 3-2 shows the same example packet on the AXI4-Stream interface. Byte 0 of the packet appears on  $s_{axis_tx_tdata[31:24]}$  (transmit) or

m\_axis\_rx\_tdata[31:24] (receive) of the first QWORD, byte 1 on s\_axis\_tx\_tdata[23:16] or m\_axis\_rx\_tdata[23:16]. Byte 8 of the packet then appears on s\_axis\_tx\_tdata[31:24] or m\_axis\_rx\_tdata[31:24] of the second QWORD. The Header section of the packet consists of either three or four DWORDs, determined by the TLP format and type as described in section 2.2 of the PCI Express Base Specification.

AXI Bit	63				32	31							0
AXI Byte	+7	+6	+5	+4		r	+3	r .	+2	+	1	+0	
PCIe Byte		+5	+6	+7			+0		⊦1	+		+3	
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	76543	3210	765	4 3 2 1 0	7654	3210	7654	3210	7 6 5 4 3	2 1 0
Clock 0	Reque	ster ID	Tag	Last DW BE	1st DW BE	R Fmt x 0	Туре	R TC	R	T E D P Attr	R	Length	
Clock 1	Data[31:0]								Address [3	1:2]			R

Figure 3-2: Endpoint Integrated Block Byte Order

 $\diamondsuit$ 

**IMPORTANT:** Packets sent to the core for transmission must follow the formatting rules for transaction layer packets (TLPs) as specified in the "Transaction Layer Specification" chapter of the PCI Express Base Specification.

**Note:** The user application is responsible for ensuring the validity of its packets. The core does not check that a packet is correctly formed and this can result in transferring a malformed TLP. The exact fields of a given TLP vary depending on the type of packet being transmitted.

#### Transmitting Outbound Packets

#### **Basic TLP Transmit Operation**

The 7 Series FPGAs Integrated Block for PCI Express core automatically transmits these types of packets:

- Completions to a remote device in response to Configuration Space requests.
- Error-message responses to inbound requests that are malformed or unrecognized by the core.

*Note:* Certain unrecognized requests, for example, unexpected completions, can only be detected by the user application, which is responsible for generating the appropriate response.

The user application is responsible for constructing these types of outbound packets:

- Memory, Atomic Ops, and I/O Requests to remote devices.
- Completions in response to requests to the user application, for example, a Memory Read Request.



• Completions in response to user-implemented Configuration Space requests, when enabled. These requests include PCI<sup>™</sup> legacy capability registers beyond address BFh and PCI Express extended capability registers beyond address 1FFh.

*Note:* For information about accessing user-implemented Configuration Space while in a low-power state, see Power Management.

When configured as an Endpoint, the core notifies the user application of pending internally generated TLPs that arbitrate for the transmit datapath by asserting  $tx\_cfg\_req$  (1b). The user application can choose to give priority to core-generated TLPs by asserting  $tx\_cfg\_gnt$  (1b) permanently, without regard to  $tx\_cfg\_req$ . Doing so prevents User-Application-generated TLPs from being transmitted when a core-generated TLP is pending. Alternatively, the user application can reserve priority for a generated TLP over core-generated TLPs, by deasserting  $tx\_cfg\_gnt$  (0b) until the user transaction is complete. When the user transaction is complete, the user application can assert  $tx\_cfg\_gnt$  (1b) for at least one clock cycle to allow the pending core-generated TLP to be transmitted. You must not delay asserting  $tx\_cfg\_gnt$  indefinitely, because this might cause a completion timeout in the requester. See the *PCI Express Base Specification* [Ref 2] for more information on the Completion Timeout Mechanism.

The integrated block does not do any filtering on the Base/Limit registers (Root Port only). You are responsible for determining if filtering is required. These registers can be read out of the Type 1 Configuration Header space through the Configuration interface (see Designing with Configuration Space Registers and Configuration Interface).


Table 2-9 defines the transmit user application signals. To transmit a TLP, the user application must perform this sequence of events on the transmit transaction interface:

- The user application logic asserts s\_axis\_tx\_tvalid and presents the first TLP QWORD on s\_axis\_tx\_tdata[63:0]. If the core is asserting s\_axis\_tx\_tready, the QWORD is accepted immediately; otherwise, the user application must keep the QWORD presented until the core asserts s\_axis\_tx\_tready.
- 2. The user application asserts s\_axis\_tx\_tvalid and presents the remainder of the TLP QWORDs on s\_axis\_tx\_tdata[63:0] for subsequent clock cycles (for which the core asserts s\_axis\_tx\_tready).
- 3. The user application asserts s\_axis\_tx\_tvalid and s\_axis\_tx\_tlast together with the last QWORD data. If all eight data bytes of the last transfer are valid, they are presented on s\_axis\_tx\_tdata[63:0] and s\_axis\_tx\_tkeep is driven to 0xFF; otherwise, the four remaining data bytes are presented on s\_axis\_tx\_tdata[31:0], and s\_axis\_tx\_tkeep is driven to 0x0F.
- 4. At the next clock cycle, the user application deasserts <code>s\_axis\_tx\_tvalid</code> to signal the end of valid transfers on <code>s\_axis\_tx\_tdata[63:0]</code>.

Figure 3-3 illustrates a 3-DW TLP header without a data payload; an example is a 32-bit addressable Memory Read request. When the user application asserts s\_axis\_tx\_tlast,



it also places a value of 0x0F on  $s_axis_tx_tkeep$ , notifying the core that only  $s_axis_tx_tdata[31:0]$  contains valid data.






Figure 3-4 illustrates a 4-DW TLP header without a data payload; an example is a 64-bit addressable Memory Read request. When the user application asserts s\_axis\_tx\_tlast, it also places a value of 0xFF on s\_axis\_tx\_tkeep, notifying the core that s\_axis\_tx\_tdata[63:0] contains valid data.




Figure 3-4: TLP with 4-DW Header without Payload

Figure 3-5 illustrates a 3-DW TLP header with a data payload; an example is a 32-bit addressable Memory Write request. When the user application asserts s\_axis\_tx\_tlast,



it also puts a value of 0xFF on  $s_axis_tx_tkeep$ , notifying the core that  $s_axis_tx_tdata[63:0]$  contains valid data.





Figure 3-5: TLP with 3-DW Header with Payload

Figure 3-6 illustrates a 4-DW TLP header with a data payload; an example is a 64-bit addressable Memory Write request. When the user application asserts s\_axis\_tx\_tlast, it also places a value of 0x0F on s\_axis\_tx\_tkeep, notifying the core that only s\_axis\_tx\_tdata[31:0] contains valid data.



*Figure 3-6:* **TLP with 4-DW Header with Payload** 

#### Presenting Back-to-Back Transactions on the Transmit Interface

The user application can present back-to-back TLPs on the transmit AXI4-Stream interface to maximize bandwidth utilization. Figure 3-7 illustrates back-to-back TLPs presented on the transmit interface. The user application keeps <code>s\_axis\_tx\_tvalid</code> asserted and



presents a new TLP on the next clock cycle after asserting s\_axis\_tx\_tlast for the previous TLP.






Figure 3-7: Back-to-Back Transaction on the Transmit Interface

#### Source Throttling on the Transmit Datapath

The transaction interface lets the user application throttle back if it has no data to present on  $s_axis_tx_tdata[63:0]$ . When this condition occurs, the user application deasserts  $s_axis_tx_tvalid$ , which instructs the core AXI4-Stream interface to disregard data presented on  $s_axis_tx_tdata[63:0]$ . Figure 3-8 illustrates the source throttling mechanism, where the user application does not have data to present every clock cycle, and for this reason must deassert  $s_axis_tx_tvalid$  during these cycles.






#### **Destination Throttling of the Transmit Datapath**

The core AXI4-Stream interface throttles the transmit user application if there is no space left for a new TLP in its transmit buffer pool. This can occur if the link partner is not processing incoming packets at a rate equal to or greater than the rate at which the user application is presenting TLPs. Figure 3-9 illustrates the deassertion of  $s_axis_tx_tready$  to throttle the user application when the internal transmit buffers of the core are full. If the core needs to throttle the user application, it does so after the current packet has completed. If another packet starts immediately after the current packet, the throttle occurs immediately after tlast.

## AMD**Z** XILINX



*Figure 3-9:* **Destination Throttling on the Transmit Interface** 

If the core transmit AXI4-Stream interface accepts the start of a TLP by asserting <code>s\_axis\_tx\_tready</code>, it is guaranteed to accept the complete TLP with a size up to the value contained in the Max\_Payload\_Size field of the PCI Express Device Capability Register (offset 04H). To stay compliant to the *PCI Express Base Specification* [Ref 2], you should not violate the Max\_Payload\_Size field of the PCI Express Device Control Register (offset 08H). The core transmit AXI4-Stream interface deasserts <code>s\_axis\_tx\_tready</code> only under these conditions:

- The core does not have enough buffering if the packets are not drained due to lack of credits made available from the link partner.
- When the core is transmitting an internally generated TLP (Completion TLP because of a Configuration Read or Write, error Message TLP or error response as requested by the user application on the cfg\_err interface), after it has been granted use of the transmit datapath by the user application, by assertion of tx\_cfg\_gnt. The core subsequently asserts s\_axis\_tx\_tready after transmitting the internally generated TLP.
- When the Power State field in Power Management Control/Status Register (offset 0x4) of the PCI Power Management Capability Structure is changed to a non-D0 state. When this occurs, any ongoing TLP is accepted completely and s\_axis\_tx\_tready is subsequently deasserted, disallowing the user application from initiating any new transactions for the duration that the core is in the non-D0 power state.

On deassertion of s\_axis\_tx\_tready by the core, the user application needs to hold all control and data signals until the core asserts s\_axis\_tx\_tready.


#### **Discontinuing Transmission of Transaction by Source**

The core AXI4-Stream interface lets the user application terminate transmission of a TLP by asserting s\_axis\_tx\_tuser[3] (tx\_src\_dsc). Both s\_axis\_tx\_tvalid and s\_axis\_tx\_tready must be asserted together with tx\_src\_dsc for the TLP to be discontinued. The signal tx\_src\_dsc must not be asserted at the beginning of a new packet. It can be asserted on any cycle after the first beat of a new packet has been



accepted by the core up to and including the assertion of s\_axis\_tx\_tlast. Asserting src\_dsc has no effect if no TLP transaction is in progress on the transmit interface. Figure 3-10 illustrates the user application discontinuing a packet using tx\_src\_dsc. Asserting src\_dsc with s\_axis\_tx\_tlast is optional.

If streaming mode is not used,  $s_axis_tx_tuser[2] = 0b(tx_str)$ , and the packet is discontinued, then the packet is discarded before being transmitted on the serial link. If streaming mode is used (tx\_str = 1b), the packet is terminated with the EDB symbol on the serial link.



*Figure 3-10:* Source Driven Transaction Discontinue on the Transmit Interface

#### **Discarding of Transaction by Destination**

The core transmit AXI4-Stream interface discards a TLP for three reasons:

- PCI Express Link goes down.
- Presented TLP violates the Max\_Payload\_Size field of the PCI Express Device Capability Register (offset 04H). It is your responsibility to not violate the Max\_Payload\_Size field of the Device Control Register (offset 08H).
- s\_axis\_tx\_tuser[2](tx\_str) is asserted and data is not presented on consecutive clock cycles, that is, s\_axis\_tx\_tvalid is deasserted in the middle of a TLP transfer.

When any of these occur, the transmit AXI4-Stream interface continues to accept the remainder of the presented TLP and asserts  $tx\_err\_drop$  no later than the second clock cycle following the s\_axis\_tx\_tlast of the discarded TLP. Figure 3-11 illustrates the core signaling that a packet was discarded using  $tx\_err\_drop$ .

## AMD**7** XILINX




Figure 3-11: Discarding of Transaction by Destination of Transmit Interface

#### Packet Data Poisoning on the Transmit AXI4-Stream Interface

The user application uses either of these mechanisms to mark the data payload of a transmitted TLP as poisoned:

- Set EP = 1 in the TLP header. This mechanism can be used if the payload is known to be poisoned when the first DWORD of the header is presented to the core on the AXI4-Stream interface.
- Assert s\_axis\_tx\_tuser[1] (tx\_err\_fwd) for at least one valid data transfer cycle any time during the packet transmission, as shown in Figure 3-12. This causes the core to set EP = 1 in the TLP header when it transmits the packet onto the PCI Express fabric. This mechanism can be used if the user application does not know whether a packet could be poisoned at the start of packet transmission. Use of terr\_fwd is not supported for packets when s\_axis\_tx\_tuser[2] (tx\_str) is asserted (streamed transmit packets). In streaming mode, you can optionally discontinue the packet if it becomes corrupted. See Discontinuing Transmission of Transaction by Source for details on discontinuing packets.

When ECRC is being used, instead of setting the EP bit of the TLP to forward an error, the user application should nullify TLPs with errors by asserting the src\_dsc(s\_axis\_tx\_tuser[3]) block input for the TLP and report the error using the cfg\_err interface.




Figure 3-12: Packet Data Poisoning on the Transmit Interface

#### Streaming Mode for Transactions on the Transmit Interface

The 7 Series FPGAs Integrated Block for PCI Express core allows the user application to enable Streaming (cut-through) mode for transmission of a TLP, when possible, to reduce latency of operation. To enable this feature, the user application must hold  $s_axis_tx_tuser[2](tx_str)$  asserted for the entire duration of the transmitted TLP. The user application must also present valid frames on every clock cycle until the final cycle of the TLP. In other words, the user application must not deassert  $s_axis_tx_tvalid$  for the duration of the presented TLP. Source throttling of the transaction while in streaming mode of operation causes the transaction to be dropped (tx\_err\_drop is asserted) and a nullified TLP to be signaled on the PCI Express link. Figure 3-13 illustrates the streaming mode of operation, where the first TLP is streamed and the second TLP is dropped because of source throttling.





Figure 3-13: Streaming Mode on the Transmit Interface

#### **Using ECRC Generation**

The integrated block supports automatic ECRC generation. To enable this feature, the user application must assert  $s_axis_tx_tuser[0](tx_ecrc_gen)$  at the beginning of a TLP on the transmit AXI4-Stream interface. This signal can be asserted through the duration of the packet, if desired. If the outgoing TLP does not already have a digest, the core generates and appends one and sets the TD bit. There is a single-clock cycle deassertion of



 $s_{axis_tx_tready}$  at the end-of-packet to allow for insertion of the digest. Figure 3-14 illustrates ECRC generation operation.



#### **Receiving Inbound Packets**

#### **Basic TLP Receive Operation**

Table 2-10 defines the receive AXI4-Stream interface signals. This sequence of events must occur on the receive AXI4-Stream interface for the Endpoint core to present a TLP to the user application logic:

- 1. When the user application is ready to receive data, it asserts m\_axis\_rx\_tready.
- 2. When the core is ready to transfer data, the core asserts m\_axis\_rx\_tvalid and presents the first complete TLP QWORD on m\_axis\_rx\_tdata[63:0].
- 3. The core keeps m\_axis\_rx\_tvalid asserted, and presents TLP QWORDs on m\_axis\_rx\_tdata[63:0] on subsequent clock cycles (provided the user application logic asserts m\_axis\_rx\_tready).
- 4. The core then asserts m\_axis\_rx\_tvalid with m\_axis\_rx\_tlast and presents either the last QWORD on s\_axis\_tx\_tdata[63:0] and a value of 0xFF on m\_axis\_rx\_tkeep or the last DWORD on s\_axis\_tx\_tdata[31:0] and a value of 0x0F on m\_axis\_rx\_tkeep.
- 5. If no further TLPs are available at the next clock cycle, the core deasserts m\_axis\_rx\_tvalid to signal the end of valid transfers on m\_axis\_rx\_tdata[63:0].

**Note:** The user application should ignore any assertions of m\_axis\_rx\_tlast, m\_axis\_rx\_tkeep, and m\_axis\_rx\_tdata unless m\_axis\_rx\_tvalid is concurrently asserted. The m\_axis\_rx\_tvalid signal is never deasserted mid-packet.

Figure 3-15 shows a 3-DW TLP header without a data payload; an example is a 32-bit addressable Memory Read request. When the core asserts m\_axis\_rx\_tlast, it also





places a value of 0x0F on  $m_axis_rx_tkeep$ , notifying you that only  $m_axis_rx_tdata[31:0]$  contains valid data.




Figure 3-15: TLP 3-DW Header without Payload

Figure 3-16 shows a 4-DW TLP header without a data payload; an example is a 64-bit addressable Memory Read request. When the core asserts m\_axis\_rx\_tlast, it also places a value of 0xFF on m\_axis\_rx\_tkeep, notifying you that m axis rx tdata[63:0] contains valid data.




Figure 3-16: TLP 4-DW Header without Payload

Figure 3-17 shows a 3-DW TLP header with a data payload; an example is a 32-bit addressable Memory Write request. When the core asserts m\_axis\_rx\_tlast, it also places a value of 0xFF on m\_axis\_rx\_tkeep, notifying you that m axis rx tdata[63:0] contains valid data.





Figure 3-17: TLP 3-DW Header with Payload

Figure 3-18 shows a 4-DW TLP header with a data payload; an example is a 64-bit addressable Memory Write request. When the core asserts m\_axis\_rx\_tlast, it also places a value of 0x0F on m\_axis\_rx\_tkeep, notifying you that only m\_axis\_rx\_tdata[31:0] contains valid data.



#### Throttling the Datapath on the Receive AXI4-Stream Interface

The user application can stall the transfer of data from the core at any time by deasserting m\_axis\_rx\_tready. If you deassert m\_axis\_rx\_tready while no transfer is in progress and if a TLP becomes available, the core asserts m\_axis\_rx\_tvalid and presents the first TLP QWORD on m\_axis\_rx\_tdata[63:0]. The core remains in this state until you assert m\_axis\_rx\_tready to signal the acceptance of the data presented on m\_axis\_rx\_tdata[63:0]. At that point, the core presents subsequent TLP QWORDs as long as m\_axis\_rx\_tready remains asserted. If you deassert m\_axis\_rx\_tready during the middle of a transfer, the core stalls the transfer of data until you assert m\_axis\_rx\_tready again. There is no limit to the number of cycles you can keep



m\_axis\_rx\_tready deasserted. The core pauses until the user application is again ready to receive TLPs.

Figure 3-19 illustrates the core asserting m\_axis\_rx\_tvalid along with presenting data on m\_axis\_rx\_tdata[63:0]. The user application logic inserts wait states by deasserting m\_axis\_rx\_tready. The core does not present the next TLP QWORD until it detects m\_axis\_rx\_tready assertion. The user application logic can assert or deassert m\_axis\_rx\_tready as required to balance receipt of new TLP transfers with the rate of TLP data processing inside the application logic.




Figure 3-19: User Application Throttling Receive TLP

#### **Receiving Back-to-Back Transactions on the Receive Interface**

The user application logic must be designed to handle presentation of back-to-back TLPs on the receive AXI4-Stream interface by the core. The core can assert m\_axis\_rx\_tvalid for a new TLP at the clock cycle after m\_axis\_rx\_tlast assertion for the previous TLP. Figure 3-20 illustrates back-to-back TLPs presented on the receive interface.




Figure 3-20: Receive Back-to-Back Transactions

If the user application cannot accept back-to-back packets, it can stall the transfer of the TLP by deasserting m\_axis\_rx\_tready as discussed in the Throttling the Datapath on the Receive AXI4-Stream Interface section. Figure 3-21 shows an example of using m\_axis\_rx\_tready to pause the acceptance of the second TLP.




Figure 3-21: User Application Throttling Back-to-Back TLPs

#### Packet Re-ordering on Receive Interface

Transaction processing in the core receiver is fully compliant with the PCI transaction ordering rules, described in Chapter 2 of the *PCI Express Base Specification* [Ref 2]. The transaction ordering rules allow Posted and Completion TLPs to bypass blocked Non-Posted TLPs.

The core provides two mechanisms for user applications to manage their Receiver Non-Posted Buffer space.

- 1. **Receive Non-Posted Throttling**: The use of rx\_np\_ok to prevent the core from presenting more than two Non-Posted requests after deassertion of the rx\_np\_ok signal. The second mechanism,
- 2. **Receive Request for Non-Posted**: Allows user-controlled Flow Control of the Non-Posted queue, using the rx\_np\_req signal.


The Receive Non-Posted Throttling mechanism assumes that the user application normally has space in its receiver for non-Posted TLPs and the user application would throttle the core specifically for Non-Posted requests. The Receive Request for Non-Posted mechanism assumes that the user application requests the core to present a Non-Posted TLP when it has space in its receiver. The two mechanisms are mutually exclusive, and only one can be active for a design. This option must be selected while generating and customizing the core. When the Receive Non-Posted Request option is selected in the Advanced Settings, the Receive Request for Non-Posted mechanism is enabled and any assertion/deassertion of  $rx_np_ok$  is ignored and vice-versa. The two mechanisms are described in further detail in the next subsections.

#### Receive Non-Posted Throttling (Receive Non-Posted Request Disabled, TRN\_NP\_FC attribute FALSE)

If the user application can receive Posted and Completion Transactions from the core, but is not ready to accept Non-Posted Transactions, the user application can deassert  $rx_np_ok$ , as shown in Figure 3-22. The user application must deassert  $rx_np_ok$  at least two clock cycles before  $m_axis_rx_tlast$  of the second-to-last Non-Posted TLP



that the user application can accept. While  $rx_np_ok$  is deasserted, received Posted and Completion Transactions pass Non-Posted Transactions. After the user application is ready to accept Non-Posted Transactions, it must reassert  $rx_np_ok$ . Previously bypassed Non-Posted Transactions are presented to the user application before other received TLPs. There is no limit as to how long  $rx_np_ok$  can be deasserted; however, you must take care to not deassert  $rx_np_ok$  for extended periods, because this can cause a completion timeout in the Requester. See the *PCI Express Base Specification* for more information on the Completion Timeout Mechanism.






Packet re-ordering allows the user application to optimize the rate at which Non-Posted TLPs are processed, while continuing to receive and process Posted and Completion TLPs in a non-blocking fashion. The rx\_np\_ok signaling restrictions require that the user application be able to receive and buffer at least three Non-Posted TLPs. This algorithm describes the process of managing the Non-Posted TLP buffers:

Consider that Non-Posted\_Buffers\_Available denotes the size of Non-Posted buffer space available to the user application. The size of the Non-Posted buffer space is greater than three Non-Posted TLPs. Non-Posted\_Buffers\_Available is decremented when Non-Posted TLP is accepted for processing from the core, and is incremented when Non-Posted TLP is drained for processing by the user application.



#### Receive Request for Non-Posted (Receive Non-Posted Request Enabled, TRN\_NP\_FC attribute TRUE)

The 7 Series FPGAs Integrated Block for PCI Express allows the user application to control Flow Control Credit return for the Non-Posted queue using the  $rx_np_req$  signal. When the user application has space in its receiver to receive a Non-Posted Transaction, it must assert  $rx_np_req$  for one clock cycle for every Non-Posted Transaction that the user application can accept. This enables the integrated block to present one Non-Posted transaction from its receiver queues to the core transaction interface, as shown in Figure 3-23 and return one Non-Posted Credit to the connected Link partner.



*Figure 3-23:* **Receive Interface Request for Non-Posted Transaction** 

The core maintains a count of up to 12 Non-Posted Requests from the user application. In other words, the core remembers assertions of  $rx_np_req$  even if no Non-Posted TLPs are present in the receive buffer and presents received Non-Posted TLPs to the user application, if requests have been previously made by the user application. If the core has no outstanding requests from the user application and received Non-Posted TLPs are waiting in the receive buffer, received Posted and Completion Transactions pass the waiting Non-Posted Transactions.

When the user application is ready to accept a Non-Posted TLP, asserting  $rx_np_req$  for one or more cycles causes that number of waiting Non-Posted TLPs to be delivered at the next available TLP boundary. In other words, any Posted or Completion TLP currently on the user application interface finishes before waiting Non-Posted TLPs are presented to the user application. If there are no Posted or Completion TLPs and a Non-Posted TLP is waiting, asserting  $rx_np_req$  causes the Non-Posted TLP to be presented to the user application. TLPs are delivered to the user application in order except when you are throttling Non-Posted TLPs, allowing Posted and Completion TLPs to pass. When the user application starts accepting Non-Posted TLPs again, ordering is still maintained with any subsequent Posted or Completion TLPs. If the user application can accept all Non-Posted Transactions as they are received and does not care about controlling the Flow Control Credit return for the Non-Posted queue, keep this signal asserted.



#### Packet Data Poisoning and TLP Digest on the 64-Bit Receive AXI4-Stream Interface

To simplify logic within the user application, the core performs automatic pre-processing based on values of TLP Digest (TD) and Data Poisoning (EP) header bit fields on the received TLP.

All received TLPs with the Data Poisoning bit in the header set (EP = 1) are presented to the user application. The core asserts the  $(rx\_err\_fwd)$  m\_axis\_rx\_tuser[1] signal for the duration of each poisoned TLP, as illustrated in Figure 3-24.




Figure 3-24: Receive Transaction Data Poisoning

If the TLP Digest bit field in the TLP header is set (TD = 1), the TLP contains an End-to-End CRC (ECRC). The core performs these operations based on how you configured the core during core generation. If the **Trim TLP Digest** option is:

- On: the core removes and discards the ECRC field from the received TLP and clears the TLP Digest bit in the TLP header.
- Off: the core does not remove the ECRC field from the received TLP and presents the entire TLP including TLP Digest to the user application receiver interface.

See ECRC for more information about how to enable the Trim TLP Digest option during core generation.

#### ECRC Error on the 64-Bit Receive AXI4-Stream Interface

The 7 Series FPGAs Integrated Block for PCI Express core checks the ECRC on incoming transaction packets, when ECRC checking is enabled in the core. When it detects an ECRC error in a transaction packet, the core signals this error by simultaneously asserting <code>m\_axis\_rx\_tuser[0]</code> (<code>rx\_ecrc\_err</code>) and <code>m\_axis\_rx\_tlast</code>, as illustrated in Figure 3-25.

## AMD**7** XILINX




Figure 3-25: ECRC Error on 64-Bit Receive AXI4-Stream Interface

#### Packet Base Address Register Hit on the Receive AXI4-Stream Interface

The 7 Series FPGAs Integrated Block for PCI Express in Root Port configuration does not perform any BAR decoding/filtering.

In Endpoint configuration, the core decodes incoming Memory and I/O TLP request addresses to determine which Base Address Register (BAR) in the core Type0 configuration space is being targeted, and indicates the decoded base address on

m\_axis\_rx\_tuser[9:2] (rx\_bar\_hit[7:0]). For each received Memory or I/O TLP, a minimum of one bit and a maximum of two (adjacent) bits are set to 1b. If the received TLP targets a 32-bit Memory or I/O BAR, only one bit is asserted. If the received TLP targets a 64-bit Memory BAR, two adjacent bits are asserted. If the core receives a TLP that is not decoded by one of the BARs (that is, a misdirected TLP), then the core drops it without notification and it automatically generates an Unsupported Request message. Even if the core is configured for a 64-bit BAR, the system might not always allocate a 64-bit address, in which case only onerxbar\_hit[7:0] signal is asserted. Overlapping BAR apertures are not allowed.

Table 3-1 illustrates mapping between  $rx\_bar\_hit[7:0]$  and the BARs, and the corresponding byte offsets in the core Type0 configuration header.

rx_bar_hit[x]	m_axis_rx_tuser[x]	BAR	Byte Offset		
0	2	0	10h		
1	3	1	14h		
2	4	2	18h		
3	5	3	1Ch		
4	6	4	20h		
5	7	5	24h		
6	8	Expansion ROM BAR	30h		
7	9	Reserved	-		

Table 3-1: Base Address Register Mapping



For a Memory or I/O TLP Transaction on the receive interface, (rx bar hit [7:0]) m axis rx tuser[9:2] is valid for the entire TLP, starting with the assertion of m axis rx tvalid, as shown in Figure 3-26. When receiving non-Memory and non-I/O transactions, signal rx bar hit [7:0] is undefined.




Figure 3-26: BAR Target Determination Using rx\_bar\_hit

The (rx bar hit[7:0]) m axis rx tuser[9:2] signal enables received Memory and I/O transactions to be directed to the appropriate destination apertures within the user application. By utilizing rx bar hit [7:0], application logic can inspect only the lower order Memory and I/O address bits within the address aperture to simplify decoding logic.

#### Packet Transfer During Link-Down Event on Receive AXI4-Stream Interface

The loss of communication with the link partner is signaled by deassertion of user lnk up. When user lnk up is deasserted, it effectively acts as a Hot Reset to the entire core. For this reason, all TLPs stored inside the core or being presented to the receive interface are irrecoverably lost. A TLP in progress on the Receive AXI4-Stream interface is presented to its correct length, according to the Length field in the TLP header. However, the TLP is corrupt and should be discarded by the user application. Figure 3-27 illustrates the packet transfer discontinue scenario.




Figure 3-27: Receive Transaction Discontinue



## Designing with the 128-Bit Transaction Layer Interface

*Note:* The transaction interface width and frequency never change with a lane width/speed upconfigure or downconfigure.

#### TLP Format in the AXI4-Stream Interface

Data is transmitted and received in Big-Endian order as required by the *PCI Express Base Specification* [Ref 2]. See Chapter 2 of the *PCI Express Base Specification* for detailed information about TLP packet ordering. Figure 3-28 represents a typical 32-bit addressable Memory Write Request TLP (as illustrated in Chapter 2 of the specification).




Figure 3-28: PCI Express Base Specification Byte Order

When using the transaction interface, packets are arranged on the entire 128-bit datapath. Figure 3-29 shows the same example packet on the AXI4-Stream interface. PCIe Byte 0 of the packet appears on  $s_axis_tx_tdata[31:24]$  (transmit) or

m\_axis\_rx\_tdata[31:24] (receive) of the first DWORD, byte 1 on

s\_axis\_tx\_tdata[23:16] or m\_axis\_rx\_tdata[23:16]. The Header section of the packet consists of either three or four DWORDs, determined by the TLP format and type as described in section 2.2 of the *PCI Express Base Specification*.




Figure 3-29: Endpoint Integrated Block Byte Order

# AMD



**IMPORTANT:** Packets sent to the core for transmission must follow the formatting rules for transaction layer packets (TLPs) as specified in Chapter 2 of the PCI Express Base Specification.

The user application is responsible for ensuring the validity of the packets. The core does not check that a packet is correctly formed and this can result in transferring a malformed TLP. The exact fields of a given TLP vary depending on the type of packet being transmitted.

#### Transmitting Outbound Packets

#### **Basic TLP Transmit Operation**

The 7 Series FPGAs Integrated Block for PCI Express core automatically transmits these types of packets:

- Completions to a remote device in response to Configuration Space requests.
- Error-message responses to inbound requests that are malformed or unrecognized by the core.

*Note:* Certain unrecognized requests, for example, unexpected completions, can only be detected by the user application, which is responsible for generating the appropriate response.

The user application is responsible for constructing these types of outbound packets:

- Memory, Atomic Ops, and I/O Requests to remote devices.
- Completions in response to requests to the user application, for example, a Memory Read Request.

When configured as an Endpoint, the core notifies the user application of pending internally generated TLPs that arbitrate for the transmit datapath by asserting  $tx\_cfg\_req$  (1b). The user application can choose to give priority to core-generated TLPs by asserting  $tx\_cfg\_gnt$  (1b) permanently, without regard to  $tx\_cfg\_req$ . Doing so prevents User-Application-generated TLPs from being transmitted when a core-generated TLP is pending. Alternatively, the user application can reserve priority for a user application-generated TLP over core-generated TLPs, by deasserting  $tx\_cfg\_gnt$  (0b) until the transaction is complete. After the transaction is complete, the user application can assert  $tx\_cfg\_gnt$  (1b) for at least one clock cycle to allow the pending core-generated TLP to be transmitted. You must not delay asserting  $tx\_cfg\_gnt$  indefinitely, because this might cause a completion timeout in the Requester. See the *PCI Express Base Specification* for more information on the Completion Timeout Mechanism.

• The integrated block does not do any filtering on the Base/Limit registers (Root Port only). You are responsible for determining if filtering is required. These registers can be read out of the Type 1 Configuration Header space through the Configuration interface (see Designing with Configuration Space Registers and Configuration Interface).



Table 2-9 defines the transmit user application signals. To transmit a TLP, the user application must perform this sequence of events on the transmit AXI4-Stream interface:

- The user application logic asserts s\_axis\_tx\_tvalid, and presents the first TLP Double-Quad Word (DQWORD = 128 bits) on s\_axis\_tx\_tdata[127:0]. If the core is asserting s\_axis\_tx\_tready, the DQWORD is accepted immediately; otherwise, the user application must keep the DQWORD presented until the core asserts s\_axis\_tx\_tready.
- 2. The user application asserts s\_axis\_tx\_tvalid and presents the remainder of the TLP DQWORDs on s\_axis\_tx\_tdata[127:0] for subsequent clock cycles (for which the core asserts s\_axis\_tx\_tready).
- 3. The user application asserts s\_axis\_tx\_tvalid and s\_axis\_tx\_tlast together with the last DQWORD data. You must ensure that the strobe field is selected for the final data cycle to create a packet of length equivalent to the length field in the packet header. For more information on the s\_axis\_tx\_tkeep[15:0] signaling, see Table 3-2 and Table 3-3.
- 4. At the next clock cycle, the user application deasserts s\_axis\_tx\_tvalid to signal the end of valid transfers on s\_axis\_tx\_tdata[127:0].

This section uses the notation Hn and Dn to denote Header QWn and Data QWn, respectively. Table 3-2 lists the possible single-cycle packet signaling where  $s_{axis_tx_tlast}$  is asserted in the same cycle.

	s_axis_tx_tdata[127:0]					
	H3 H2 H1 H0	H2 H1 H0	D0 H2 H1 H0			
s_axis_tx_tlast	1	1	1			
s_axis_tx_tkeep[15:0]	0xFFFF	OxOFFF	OxFFFF			

Table 3-2: TX: EOF Scenarios, Single Cycle

Table 3-3 lists the possible signaling for ending a multicycle packet. If a packet ends in the lower QW of the data bus, the next packet cannot start in the upper QW of that beat. All packets must start in the lowest DW of the data bus in a new beat. The  $s_axis_tx_tkeep[15:0]$  signal indicates which DWORD of the data bus contains end-of-frame (EOF).

	s_axis_tx_tdata[127:0]					
	D3 D2 D1 D0	D2 D1 D0	D1 D0	D0		
s_axis_tx_tlast	1	1	1	1		
s_axis_tx_tkeep[15:0]	0xFFFF	0x0FFF	0x00FF	0x000F		

Figure 3-30 illustrates a 3-DW TLP header without a data payload; an example is a 32-bit addressable Memory Read request. When the user application asserts s\_axis\_tx\_tlast,



it also places a value of 0x0FFF on s\_axis\_tx\_tkeep[15:0], notifying the core that only s\_axis\_tx\_tdata[95:0] contains valid data.




Figure 3-30: TLP 3-DW Header without Payload

Figure 3-31 illustrates a 4-DW TLP header without a data payload; an example is a 64-bit addressable Memory Read request. When the user application asserts <code>s\_axis\_tx\_tlast</code>, it also places a value of <code>0xFFFF</code> on <code>s\_axis\_tx\_tkeep[15:0]</code> notifying the core that <code>s\_axis\_tx\_tdata[127:0]</code> contains valid data and the EOF occurs in the upper-most DW.




Figure 3-31: TLP with 4-DW Header without Payload

Figure 3-32 illustrates a 3-DW TLP header with a data payload; an example is a 32-bit addressable Memory Write request. When the user application asserts <code>s\_axis\_tx\_tlast</code>, it also puts a value of <code>0x0FFF</code> on <code>s\_axis\_tx\_tkeep[15:0]</code> notifying the core that <code>s\_axis\_tx\_tdata[95:0]</code> contains valid data and the EOF occurs in DWORD 2.

## AMD**7** XILINX




Figure 3-32: TLP with 3-DW Header with Payload

Figure 3-33 illustrates a 4-DW TLP header with a data payload. When the user application asserts s\_axis\_tx\_tlast, it also places a value of 0x00FF on

s\_axis\_tx\_tkeep[15:0], notifying the core that only s\_axis\_tx\_tdata[63:0]
contains valid data.





Figure 3-33: TLP with 4-DW Header with Payload

#### Presenting Back-to-Back Transactions on the Transmit Interface


The user application can present back-to-back TLPs on the transmit AXI4-Stream interface to maximize bandwidth utilization. Figure 3-34 illustrates back-to-back TLPs presented on the transmit interface, with the restriction that all TLPs must start in the lowest DW of the data bus [31:0]. The user application keeps s\_axis\_tx\_tvalid asserted and presents a new TLP on the next clock cycle after asserting s\_axis\_tx\_tlast for the previous TLP.



*Figure 3-34:* Back-to-Back Transaction on the Transmit Interface

#### Source Throttling on the Transmit Datapath

The AXI4-Stream interface lets the user application throttle back if it has no data to present on s\_axis\_tx\_tdata[127:0]. When this condition occurs, the user application deasserts s\_axis\_tx\_tvalid, which instructs the core AXI4-Stream interface to disregard data presented on s\_axis\_tx\_tdata[127:0]. Figure 3-35 illustrates the source throttling mechanism, where the user application does not have data to present every clock cycle, and therefore must deassert s\_axis\_tx\_tvalid during these cycles.



*Figure 3-35:* **Source Throttling on the Transmit Datapath** 

#### **Destination Throttling of the Transmit Datapath**

The core AXI4-Stream interface throttles the transmit user application if there is no space left for a new TLP in its transmit buffer pool. This can occur if the link partner is not processing incoming packets at a rate equal to or greater than the rate at which the user application is presenting TLPs. Figure 3-36 illustrates the deassertion of  $s_axis_tx_tready$  to throttle the user application when the internal transmit buffers of the core are full. If the core needs to throttle the user application, it does so after the current packet has completed. If another packet starts immediately after the current packet, the throttle occurs immediately after  $s_axis_tx_tlast$ .

## amd**a** Xilinx




Figure 3-36: Destination Throttling of the Endpoint Transmit Interface

If the core transmit AXI4-Stream interface accepts the start of a TLP by asserting <code>s\_axis\_tx\_tready</code>, it is guaranteed to accept the complete TLP with a size up to the value contained in the Max\_Payload\_Size field of the PCI Express Device Capability Register (offset 04H). To stay compliant with the *PCI Express Base Specification* [Ref 2], you should not violate the Max\_Payload\_Size field of the PCI Express Device Control Register (offset 08H). The core transmit AXI4-Stream interface deasserts <code>s\_axis\_tx\_tready</code> only under these conditions:

- After it has accepted the TLP completely and has no buffer space available for a new TLP.
- When the core is transmitting an internally generated TLP (Completion TLP because of a Configuration Read or Write, error Message TLP or error response as requested by the user application on the cfg\_err interface), after it has been granted use of the transmit datapath by the user application, by assertion of tx\_cfg\_gnt, the core subsequently asserts s\_axis\_tx\_tready after transmitting the internally generated TLP.
- When the Power State field in the Power Management Control/Status Register (offset 0x4) of the PCI Power Management Capability Structure is changed to a non-D0 state, any ongoing TLP is accepted completely and s\_axis\_tx\_tready is subsequently deasserted, disallowing the user application from initiating any new transactions for the duration that the core is in the non-D0 power state.

On deassertion of s\_axis\_tx\_tready by the core, the user application needs to hold all control and data signals until the core asserts s\_axis\_tx\_tready.


#### **Discontinuing Transmission of Transaction by Source**

The core AXI4-Stream interface lets the user application terminate transmission of a TLP by asserting (tx\_src\_dsc) s\_axis\_tx\_tuser[3]. Both s\_axis\_tx\_tvalid and s\_axis\_tx\_tready must be asserted together with tx\_src\_dsc for the TLP to be discontinued. The signal tx\_src\_dsc must not be asserted at the beginning of a TLP. It can



be asserted on any cycle after the first beat of a new TLP up to and including the assertion of s\_axis\_tx\_tlast. Asserting tx\_src\_dsc has no effect if no TLP transaction is in progress on the transmit interface. Figure 3-37 illustrates the user application discontinuing a packet using tx\_src\_dsc. Asserting s\_axis\_tx\_tlast together with tx\_src\_dsc is optional.

If streaming mode is not used,  $s_axis_tx_tuser[2](tx_str) = 0b$ , and the packet is discontinued, then the packet is discarded before being transmitted on the serial link. If streaming mode is used (tx\_str = 1b), the packet is terminated with the EDB symbol on the serial link.



*Figure 3-37:* Source Driven Transaction Discontinue on the Transmit Interface

#### Discarding of Transaction by Destination

The core transmit AXI4-Stream interface discards a TLP for three reasons:

- The PCI Express Link goes down.
- Presented TLP violates the Max\_Payload\_Size field of the Device Capability Register (offset 04H) for PCI Express. It is your responsibility to not violate the Max\_Payload\_Size field of the Device Control Register (offset 08H).
- s\_axis\_tx\_tuser[2](tx\_str) is asserted and data is not presented on
  consecutive clock cycles, that is, s\_axis\_tx\_tvalid is deasserted in the middle of a
  TLP transfer.

When any of these occur, the transmit AXI4-Stream interface continues to accept the remainder of the presented TLP and asserts  $tx\_err\_drop$  no later than the third clock cycle following the EOF of the discarded TLP. Figure 3-38 illustrates the core signaling that a packet was discarded using  $tx\_err\_drop$ .

# **XILINX**





Figure 3-38: Discarding of Transaction by Destination on the Transmit Interface

#### Packet Data Poisoning on the Transmit AXI4-Stream Interface

The user application uses either of these two mechanisms to mark the data payload of a transmitted TLP as poisoned:

- Set EP = 1 in the TLP header. This mechanism can be used if the payload is known to be ٠ poisoned when the first DWORD of the header is presented to the core on the AXI4-Stream interface.
- Asserts axis tx tuser[1] (tx err fwd) for at least one valid data transfer cycle any time during the packet transmission, as shown in Figure 3-39. This causes the core to set EP = 1 in the TLP header when it transmits the packet onto the PCI Express fabric. This mechanism can be used if the user application does not know whether a packet could be poisoned at the start of packet transmission. Use of tx err fwd is not supported for packets when s axis tx tuser[2] (tx str) is asserted (streamed transmit packets). In streaming mode, you can optionally discontinue the packet if it becomes corrupted. See Discontinuing Transmission of Transaction by Source for details on discontinuing packets.



# AMD**.7** XILINX

### Streaming Mode for Transactions on the Transmit Interface

The 7 Series FPGAs Integrated Block for PCI Express core allows the user application to enable Streaming (cut-through) mode for transmission of a TLP, when possible, to reduce latency of operation. To enable this feature, the user application must assert  $s_axis_tx_tuser[2](tx_str)$  for the entire duration of the transmitted TLP. In addition, the user application must present valid frames on every clock cycle until the final cycle of the TLP. In other words, the user application must not deassert  $s_axis_tx_tvalid$  for the duration of the presented TLP. Source throttling of the transaction while in streaming mode of operation causes the transaction to be dropped (tx\_err\_drop is asserted) and a nullified TLP to be signaled on the PCI Express link. Figure 3-40 illustrates the streaming mode of operation, where the first TLP is streamed and the second TLP is dropped because of source throttling.




Figure 3-40: Streaming Mode on the Transmit Interface

#### Using ECRC Generation (128-Bit Interface)

The integrated block supports automatic ECRC generation. To enable this feature, the user application must assert (tx\_ecrc\_gen) s\_axis\_tx\_tuser[0] at the beginning of a TLP on the transmit AXI4-Stream interface. This signal can be asserted through the duration of the packet, if desired. If the outgoing TLP does not already have a digest, the core generates and appends one and sets the TD bit. There is a single-clock cycle deassertion of s\_axis\_tx\_tready at the end of packet to allow for insertion of the digest. Figure 3-41 illustrates ECRC generation operation.

# amd**a** Xilinx




Figure 3-41: ECRC Generation Waveforms (128-Bit Interface)

### **Receiving Inbound Packets**

#### **Basic TLP Receive Operation**

Table 2-10 defines the receive AXI4-Stream interface signals. This sequence of events must occur on the receive AXI4-Stream interface for the Endpoint core to present a TLP to the user application logic:

- 1. When the user application is ready to receive data, it asserts m\_axis\_rx\_tready.
- 2. When the core is ready to transfer data, the core asserts (rx\_is\_sof[4]) m\_axis\_rx\_tuser[14] and presents the first complete TLP DQWORD on m\_axis\_rx\_tdata[127:0].
- 3. The core then deasserts (rx\_is\_sof[4]) m\_axis\_rx\_tuser[14], keeps m\_axis\_rx\_tvalid asserted, and presents TLP DQWORDs on m\_axis\_rx\_tdata[127:0] on subsequent clock cycles (provided the user application logic asserts m\_axis\_rx\_tready). Signal (rx\_is\_eof[4]) m\_axis\_rx\_tuser[21] is asserted to signal the end of a TLP.
- 4. If no further TLPs are available at the next clock cycle, the core deasserts m\_axis\_rx\_tvalid to signal the end of valid transfers on m\_axis\_rx\_tdata[127:0].

**Note:** The user application should ignore any assertions of rx\_is\_sof, rx\_is\_eof, and m\_axis\_rx\_tdata unless m\_axis\_rx\_tvalid is concurrently asserted. Signal m\_axis\_rx\_tvalid never deasserts mid-packet.

Signal  $(rx_is\_sof[4:0]) m_axis\_rx\_tuser[14:10]$  indicates whether or not a new packet has been started in the data stream, and if so, where the first byte of the new packet is located. Because new packets are at a minimum of three DWORDs in length for PCI Express, there is always, at most, one new packet start for a given clock cycle in the 128-bit interface.



Table 3-4:	rx_is_sof Signal Description
------------	------------------------------

Bit	Description
rx_is_sof[3:0]	Binary encoded byte location of start-of-frame (SOF): 4 'b0000 = byte 0, 4 'b1111 = byte 15
rx_is_sof[4]	Assertion indicates a new packet has been started in the current RX data.

The  $rx_is_sof[2:0]$  signal is always deasserted for the 128-bit interface; you can decode  $rx_is_sof[3]$  to determine in which DWORD the SOF occurs.

- rx\_is\_sof = 5'b10000 SOF located at byte 0 (DWORD 0)
- rx\_is\_sof = 5'b11000 SOF located at byte 8 (DWORD 2)
- rx\_is\_sof = 5 'b0xxxx SOF not present

The (rx\_is\_eof[4:0]) m\_axis\_rx\_tuser[21:17] signal indicates whether or not a current packet is ending in the data stream, and if so, where the last byte of the current packet is located. Because packets are at a minimum of three DWORDs in length for PCI Express, there is always, at most, one packet ending for a given clock cycle in the 128-bit interface.

Table 3-5: rx\_is\_eof Signal Description

Bit	Description
rx_is_eof[3:0]	Binary encoded byte location of EOF: 4 'b0000 = byte 0, 4 'b1111 = byte 15
rx_is_eof[4]	Assertion indicates a packet is ending in the current RX data.

The rx\_is\_eof[1:0] signal is always asserted for the 128-bit interface; you can decode rx\_is\_eof[3:2] to determine in which DWORD the EOF occurs. These rx\_is\_eof values are valid for PCI Express:

- rx\_is\_eof = 5 'b10011 EOF located at byte 3 (DWORD 0)
- rx\_is\_eof = 5'b10111 EOF located at byte 7 (DWORD 1)
- rx\_is\_eof = 5'b11011 EOF located at byte 11 (DWORD 2)
- rx\_is\_eof = 5'b11111 EOF located at byte 15 (DWORD 3)
- rx\_is\_eof = 5'b0xxxx EOF not present

Table 3-6 through Table 3-9 use the notation Hn and Dn to denote Header DWORD n and Data DWORD n, respectively. Table 3-6 list the signaling for all the valid cases where a packet can start and end within a single beat (single-cycle TLP).





	m_axis_rx_tdata[127:0]		
	H3 H2 H1 H0	H2 H1 H0	D0 H2 H1 H0
rx_is_sof[4]	1b	1b	1b
rx_is_sof[3:0]	0000b	d0000b	0000b
rx_is_eof[4]	1b	1b	lb
rx_is_eof[3:0]	1111b	1011b	1111b

#### Table 3-6: Single-Cycle SOF and EOF Scenarios (Header and Header with Data)

Table 3-7 lists the signaling for all multicycle, non-straddled TLP SOF scenarios.

Table 3-7: Multicycle, Non-Straddled SOF Scenarios

	m_axis_rx_tdata[127:0]			
	H3 H2 H1 H0 <sup>(1)</sup> D0 H2 H1 H0 <sup>(2)</sup> H1 H0			
rx_is_sof[4]	1b	1b	1b	
rx_is_sof[3:0]	0000b	0000b	1000b	
rx_is_eof[4]	dD	0b	0b	
rx_is_eof[3:0]	xxxxb	xxxxb	xxxxb	

#### Notes:

- 1. Data begins on the next clock cycle.
- 2. Data continues on the next clock cycle.
- 3. Remainder of header and possible data on the next clock cycle.

Table 3-8 lists the possible signaling for ending a multicycle packet. If a packet ends in the lower QWORD of the data bus, the next packet can start in the upper QWORD of that beat (see Straddle cases, Table 3-9).  $rx_is_{eof}[3:2]$  indicates which DW the EOF occurs.

Table 3-8: Receive - EOF Scenarios (Data)

	m_axis_rx_tdata[127:0]			
	D3 D2 D1 D0	D2 D1 D0	D1 D0	D0
rx_is_sof[4]	0b	0b	0b	0b
rx_is_sof[3:0]	0000b	0000b	0000b	0000b
rx_is_eof[4]	lb	lb	lb	lb
rx_is_eof[3:0]	1111b	1011b	0111b	0011b


Table 3-9 lists the possible signaling for a straddled data transfer beat. A straddled data transfer beat occurs when one packet ends in the lower QWORD and a new packet starts in the upper QWORD of the same cycle. Straddled data transfers only occur in the receive direction.



	Table 3-9:	<b>Receive - Straddle Cases SOF and EOF</b>
--	------------	---

	m_axis_rx_tdata[127:0]		
	H1 H0 Dn Dn–1 H1 H0 Dn		
rx_is_sof[4]	1b	1b	
rx_is_sof[3:0]	1000b	1000b	
rx_is_eof[4]	1b	lb	
rx_is_eof[3:0]	0111b	0011b	

Figure 3-42 shows a 3-DWORD TLP header without a data payload; an example is a 32-bit addressable Memory Read request. When the core asserts  $rx_is_eof[4]$ , it also places a value of 1011b on  $rx_is_eof[3:0]$ , notifying you that EOF occurs on byte 11 (DWORD 2) and only  $m_axis_rx_tdata[95:0]$  contains valid data.



*Figure 3-42:* **TLP 3-DWORD Header without Payload** 

Figure 3-43 shows a 4-DWORD TLP header without a data payload. When the core asserts (rx\_is\_eof[4]) m\_axis\_rx\_tuser[21], it also places a value of 1111b on (rx\_is\_eof[3:0]) m\_axis\_rx\_tuser[20:17], notifying you that the EOF occurs on byte 15 (DWORD 3) and m\_axis\_rx\_tdata[127:0] contains valid data.

# AMD**.7** XILINX






Figure 3-44 shows a 3-DW TLP header with a data payload; an example is a 32-bit addressable Memory Write request. When the core asserts (rx\_is\_eof[4]) m\_axis\_rx\_tuser[21], it also places a value of 1111b on (rx\_is\_eof[3:0]) m\_axis\_rx\_tuser[20:17], notifying you that EOF occurs on byte 15 (DWORD 3) and m\_axis\_rx\_tdata[127:0] contains valid data.





Figure 3-44: TLP 3-DWORD Header with Payload

Figure 3-45 shows a 4-DWORD TLP header with a data payload; an example is a 64-bit addressable Memory Write request. When the core asserts  $(rx_is_eof[4])$ 



m\_axis\_rx\_tuser[21], it also places a value of 0011b on (rx\_is\_eof[3:0])
m\_axis\_rx\_tuser[20:17], notifying you that EOF occurs on byte 3 (DWORD 0) and only
m\_axis\_rx\_tdata[31:0] contains valid data.




#### Throttling the Datapath on the Receive Interface

The user application can stall the transfer of data from the core at any time by deasserting m\_axis\_rx\_tready. If you deassert m\_axis\_rx\_tready while no transfer is in progress and if a TLP becomes available, the core asserts m\_axis\_rx\_tvalid and (rx\_is\_sof[4]) m\_axis\_rx\_tuser[14] and presents the first TLP DQWORD on m\_axis\_rx\_tdata[127:0]. The core remains in this state until the you assert m\_axis\_rx\_tready to signal the acceptance of the data presented on m\_axis\_rx\_tdata[127:0]. At that point, the core presents subsequent TLP DQWORDs as long as m\_axis\_rx\_tready remains asserted. If you deassert m\_axis\_rx\_tready during the middle of a transfer, the core stalls the transfer of data until you assert m\_axis\_rx\_tready again. There is no limit to the number of cycles you can keep m\_axis\_rx\_tready deasserted. The core pauses until the user application is again ready to receive TLPs.


Figure 3-46 illustrates the core asserting m\_axis\_rx\_tvalid and (rx\_is\_sof[4]) m\_axis\_rx\_tuser[14] along with presenting data on m\_axis\_rx\_tdata[127:0]. The user application logic inserts wait states by deasserting m\_axis\_rx\_tready. The core does not present the next TLP DQWORD until it detects m\_axis\_rx\_tready assertion. The user application logic can assert or deassert m\_axis\_rx\_tready as required to balance receipt of new TLP transfers with the rate of TLP data processing inside the application logic.

# AMDZI XILINX



#### **Receiving Back-to-Back Transactions on the Receive Interface**

The user application logic must be designed to handle presentation of back-to-back TLPs on the receive AXI4-Stream interface by the core. The core can assert (rx\_is\_sof[4]) m\_axis\_rx\_tuser[14] for a new TLP at the clock cycle after (rx\_is\_eof[4]) m\_axis\_rx\_tuser[21] assertion for the previous TLP. Figure 3-47 illustrates back-to-back TLPs presented on the receive interface.



*Figure 3-47:* **Receive Back-to-Back Transactions** 

If the user application cannot accept back-to-back packets, it can stall the transfer of the TLP by deasserting m\_axis\_rx\_tready as discussed in the Throttling the Datapath on the Receive Interface section. Figure 3-48 shows an example of using m\_axis\_rx\_tready to pause the acceptance of the second TLP.




Figure 3-48: User Application Throttling Back-to-Back TLPs

#### **Receiving Straddled Packets on the Receive AXI4-Stream Interface**

The user application logic must be designed to handle presentation of straddled TLPs on the receive AXI4-Stream interface by the core. The core can assert (rx\_is\_sof[4]) m\_axis\_rx\_tuser[14] for a new TLP on the same clock cycle as (rx\_is\_eof[4]) m\_axis\_rx\_tuser[21] for the previous TLP, when the previous TLP ends in the lower QWORD. Figure 3-49 illustrates straddled TLPs presented on the receive interface.




Figure 3-49: Receive Straddled Transactions

In Figure 3-49, the first packet is a 3-DWORD packet with 64 bits of data and the second packet is a 3-DWORD packet that begins on the lower QWORD portion of the bus. In the figure, assertion of (rx\_is\_eof[4]) m\_axis\_rx\_tuser[21] and(rx\_is\_eof[3:0]) m\_axis\_rx\_tuser[20:17] = 0011b indicates that the EOF of the previous TLP occurs in bits [31:0].

#### Packet Re-ordering on the Receive AXI4-Stream Interface

Transaction processing in the core receiver is fully compliant with the PCI transaction ordering rules. The transaction ordering rules allow Posted and Completion TLPs to bypass blocked Non-Posted TLPs.

The 7 Series FPGAs Integrated Block for PCI Express provides two mechanisms for user applications to manage their Receiver Non-Posted Buffer space. The first of the two mechanisms, *Receive Non-Posted Throttling*, is the use of rx\_np\_ok to prevent the core from presenting more than two Non-Posted requests after deassertion of the rx\_np\_ok signal. The second mechanism, *Receive Request for Non-Posted*, allows user-controlled Flow Control of the Non-Posted queue, using the rx\_np\_req signal.

The Receive Non-Posted Throttling mechanism assumes that the user application normally has space in its receiver for non-Posted TLPs and the user application would throttle the core specifically for Non-Posted requests. The Receive Request for Non-Posted mechanism assumes that the user application requests the core to present a Non-Posted TLP as and when it has space in its receiver. The two mechanisms are mutually exclusive, and only one can be active for a design. This option must be selected while generating and customizing the core. When the Receive Non-Posted Request option is selected in the Advanced Settings, the Receive Request for Non-Posted mechanism is enabled and any assertion/ deassertion of rx\_np\_ok is ignored and vice-versa. The two mechanisms are described in further detail in the next subsections.

#### • Receive Non-Posted Throttling (Receive Non-Posted Request Disabled)

If the user application can receive Posted and Completion Transactions from the core, but is not ready to accept Non-Posted Transactions, the user application can deassert  $rx_np_ok$ , as shown in Figure 3-50. The user application must deassert  $rx_np_ok$  at least one clock cycle before  $(rx_is_eof[4]) m_axis_rx_tuser[21]$  of the second-to-last Non-Posted TLP the user application can accept. When  $rx_np_ok$  is deasserted, received Posted and Completion Transactions pass Non-Posted Transactions, it must reassert  $rx_np_ok$ . Previously bypassed Non-Posted Transactions are presented to the user application before other received TLPs.

# AMDZI XILINX




Figure 3-50: Receive Interface Non-Posted Throttling

Packet re-ordering allows the user application to optimize the rate at which Non-Posted TLPs are processed, while continuing to receive and process Posted and Completion TLPs in a non-blocking fashion. The rx\_np\_ok signaling restrictions require that the user application be able to receive and buffer at least three Non-Posted TLPs. This algorithm describes the process of managing the Non-Posted TLP buffers:


Consider that Non-Posted\_Buffers\_Available denotes the size of Non-Posted buffer space available to user application. The size of the Non-Posted buffer space is greater than three Non-Posted TLPs. Non-Posted\_Buffers\_Available is decremented when a Non-Posted TLP is accepted for processing from the core, and is incremented when the Non-Posted TLP is drained for processing by the user application.

#### Receive Request for Non-Posted (Receive Non-Posted Request Enabled)

The 7 Series FPGAs Integrated Block for PCI Express allows the user application to control Flow Control Credit return for the Non-Posted queue using the  $rx_np_req$  signal. When the user application has space in its receiver to receive a Non-Posted Transaction, it must assert  $rx_np_req$  for one clock cycle for every Non-Posted



Transaction that the user application can accept. This enables the integrated block to present one Non-Posted transaction from its receiver queues to the core transaction interface, as shown in Figure 3-51 and return one Non-Posted Credit to the connected Link partner.



*Figure 3-51:* **Receive Interface Request for Non-Posted Transaction** 

The 7 Series Integrated Block for PCIe maintains a count of up to 12 Non-Posted Requests from the user application. In other words, the core remembers assertions of rx np reg even if no Non-Posted TLPs are present in the receive buffer and presents received Non-Posted TLPs to the user application, if requests have been previously made by the user application. If the core has no outstanding requests from the user application and received Non-Posted TLPs are waiting in the receive buffer, received Posted and Completion Transactions pass the waiting Non-Posted Transactions. After the user application is ready to accept a Non-Posted TLP, asserting rx np reg for one or more cycles causes that number of waiting Non-Posted TLPs to be delivered at the next available TLP boundary. In other words, any Posted or Completion TLP currently on the user application interface finishes before waiting Non-Posted TLPs are presented to the user application. If there are no Posted or Completion TLPs being presented and a Non-Posted TLP is waiting, assertion of rx np req causes the Non-Posted TLP to be presented to the user application. TLPs are delivered to the user application in order except when you are throttling Non-Posted TLPs, allowing Posted and Completion TLPs to pass. When you start accepting Non-Posted TLPs again, ordering is still maintained with any subsequent Posted or Completion TLPs. If the user application can accept all Non-Posted Transactions as they are received and does not care about controlling the Flow Control Credit return for the Non-Posted queue, keep this signal asserted.



#### Packet Data Poisoning and TLP Digest on the 128-Bit Receive AXI4-Stream Interface

To simplify logic within the user application, the core performs automatic pre-processing based on values of TLP Digest (TD) and Data Poisoning (EP) header bit fields on the received TLP.

All received TLPs with the Data Poisoning bit in the header set (EP = 1) are presented. The core asserts the  $(rx\_err\_fwd)$  m\_axis\_rx\_tuser[1] signal for the duration of each poisoned TLP, as illustrated in Figure 3-52.




Figure 3-52: Receive Transaction Data Poisoning

If the TLP Digest bit field in the TLP header is set (TD = 1), the TLP contains an End-to-End CRC (ECRC). The core performs these operations based on how you configured the core during core generation. If the **Trim TLP Digest** option is:

- On: The core removes and discards the ECRC field from the received TLP and clears the TLP Digest bit in the TLP header.
- Off: The core does not remove the ECRC field from the received TLP and presents the entire TLP including TLP Digest to the user application receiver interface.

See ECRC for more information about how to enable the Trim TLP Digest option during core generation.

#### ECRC Error on the 128-Bit Receive AXI4-Stream Interface

The 7 Series FPGAs Integrated Block for PCI Express core checks the ECRC on incoming transaction packets, when ECRC checking is enabled in the core. When it detects an ECRC error in a transaction packet, the core signals this error by simultaneously asserting m\_axis\_rx\_tuser[0] (rx\_ecrc\_err) and m\_axis\_rx\_tuser[21:17] (rx\_is\_eof[4:0]), as illustrated in Figure 3-53.




Figure 3-53: ECRC Error on 128-Bit Receive AXI4-Stream Interface

#### Packet Base Address Register Hit on the Receive AXI4-Stream Interface

The core decodes incoming Memory and I/O TLP request addresses to determine which Base Address Register (BAR) in the core TypeO configuration space is being targeted, and indicates the decoded base address on  $(rx\_bar\_hit[7:0]) m\_axis\_rx\_tuser[9:2]$ . For each received Memory or I/O TLP, a minimum of one and a maximum of two (adjacent) bits are set to 1. If the received TLP targets a 32-bit Memory or I/O BAR, only one bit is asserted. If the received TLP targets a 64-bit Memory BAR, two adjacent bits are asserted. If the core receives a TLP that is not decoded by one of the BARs, then the core drops it without presenting it, and it automatically generates an Unsupported Request message. Even if the core is configured for a 64-bit BAR, the system might not always allocate a 64-bit address, in which case only one  $rx\_bar\_hit[7:0]$  signal is asserted.

Table 3-10 illustrates mapping between rx\_bar\_hit [7:0] and the BARs, and the corresponding byte offsets in the core TypeO configuration header.


rx_bar_hit[x]	m_axis_rx_tuser[x]	BAR	Byte Offset
0	2	0	10h
1	3	1	14h
2	4	2	18h
3	5	3	1Ch
4	6	4	20h
5	7	5	24h
6	8	Expansion ROM BAR	30h
7	9	Reserved	-

Table 3-10: rx\_bar\_hit to Base Address Register Mapping

For a Memory or I/O TLP Transaction on the receive interface, rx\_bar\_hit[7:0] is valid for the entire TLP, starting with the assertion of (rx\_is\_sof[4])

### AMD7 XILINX

m\_axis\_rx\_tuser[14], as shown in Figure 3-54. For straddled data transfer beats, rx\_bar\_hit[7:0] corresponds to the new packet (the packet corresponding to rx\_is\_sof[4). When receiving non-Memory and non-I/O transactions, rx\_bar\_hit[7:0] is undefined.



*Figure 3-54:* BAR Target Determination Using rx\_bar\_hit

The  $(rx\_bar\_hit[7:0])m\_axis\_rx\_tuser[9:2]$  signal enables received Memory and I/O transactions to be directed to the appropriate destination apertures within the user application. By utilizing  $rx\_bar\_hit[7:0]$ , application logic can inspect only the lower order Memory and I/O address bits within the address aperture to simplify decoding logic.

### Packet Transfer Discontinue on the Receive AXI4-Stream Interface

The loss of communication with the link partner is signaled by deassertion of user\_lnk\_up. When user\_lnk\_up is deasserted, it effectively acts as a Hot Reset to the entire core and all TLPs stored inside the core or being presented to the receive interface are irrecoverably lost. A TLP in progress on the Receive AXI4-Stream interface is presented to its correct length, according to the Length field in the TLP header. However, the TLP is corrupt and should be discarded by the user application. Figure 3-55 illustrates packet transfer discontinue scenario.






Figure 3-55: Receive Transaction Discontinue

### **Transaction Processing on the Receive AXI4-Stream Interface**

Transaction processing in the 7 Series FPGAs Integrated Block for PCI Express is fully compliant with the PCI Express Received TLP handling rules, as specified in the *PCI Express Base Specification, rev. 2.1* [Ref 2].

The core performs checks on received transaction layer packets (TLPs) and passes valid TLPs to the user application. It handles erroneous TLPs in the manner indicated in Table 3-11 and Table 3-12. Any errors associated with a TLP that are presented to the user application for which the core does not check must be signaled by the user application logic using the cfg\_err\_\* interface.

Table 3-11 and Table 3-12 describe the packet disposition implemented in the core based on received TLP type and condition of core/TLP error for the Endpoint and Root Port configurations.

TLP Type	Condition of Core or TLP Error		Core Response to TLP
Memory Read	BAR Miss		Unsupported Request
Memory Write Atomic Ops	Received when in Non-D0 PM State		Unsupported Request
I/O Read I/O Write	Neither of the above conditions		TLP presented to user application
	Received by PCI Express	a non-Legacy Endpoint	Unsupported Request
		BAR Miss	Unsupported Request
Memory Read Locked	Legacy Endpoint	Received when in Non-D0 PM State	Unsupported Request
		Neither of the above conditions	TLP presented to user application

Table 3-11: TLP Disposition on the Receive AXI4-Stream Interface: Endpoint

# AMD**7** XILINX

<b>ТLР Туре</b>		Condition of Core or TLP Error	Core Response to TLP	
Configuration Read/Write Type 0		Internal Config Space	TLP consumed by the core, to read/write internal Configuration Space and a CpID, Cpl is generated	
		User-Defined Config Space	TLP presented to user application	
Configurat	ion Read/Write Type 1	Received by an Endpoint	Unsupported Request	
		Requester ID Miss	Unexpected Completion	
Completio Completio		Received when in Non-D0 PM State	Unexpected Completion	
		Neither of the above conditions	TLP presented to user application	
	Set Slot Power Limit	Received by an Endpoint	TLP consumed by the core and used to program the Captured Slot Power Limit Scale/Value fields of the Device Capabilities Register	
Messages	PM_PME PME_TO_Ack	Received by an Endpoint	Unsupported Request	
	PM_Active_State_NAK PME_Turn_Off	Received by an Endpoint	TLP consumed by the core and used to control Power Management	
	Unlock	Received by a non-Legacy Endpoint	Ignored	
		Received by a Legacy Endpoint	TLP presented to user application <sup>(1)</sup>	
	INTX	Received by an Endpoint	Fatal Error	
	Error_Fatal Error Non-Fatal Error Correctable	Received by an Endpoint	Unsupported Request	
	Vendor Defined Type 0 Vendor Defined Type 1	Received by an Endpoint	TLP presented to user application <sup>(1)</sup>	
	Hot Plug Messages	Received by an Endpoint	TLP dropped by the core	

#### Table 3-11: TLP Disposition on the Receive AXI4-Stream Interface: Endpoint (Cont'd)

#### Notes:

1. The TLP is indicated on the cfg\_msg\* interface and also appears on the m\_axis\_rx\_\* interface.

#### *Table 3-12:* **TLP Disposition on the Receive AXI4-Stream Interface: Root Port**

<b>ТLР Туре</b>	Condition of Core or TLP Error	Core Response to TLP
Memory Read Memory Write	BAR Miss	No BAR Filtering in Root Port configuration: TLP presented to user application
Atomic Ops I/O Read I/O Write	Received when in Non-D0 PM State	Unsupported Request
	Neither of the above conditions	TLP presented to user application
Memory Read Locked	Received by a Root Port	TLP presented to user application

# AMD**7** XILINX

<b>ТLР Туре</b>		Condition of Core or TLP Error	Core Response to TLP
Configuration Read / Write Type 0		Received by a Root Port	Unsupported Request
Configuration Read / Write Type 1		Received by a Root Port	Unsupported Request
Completio Completio		Received by a Root Port	TLP presented to user application
	Set Slot Power Limit	Received by a Root Port	Unsupported Request
	PM_PME PME_TO_Ack	Received by a Root Port	TLP presented to user application <sup>(1)</sup>
	PM_Active_State_NAK	Received by a Root Port	Unsupported Request
	PME_Turn_Off	Received by a Root Port	Fatal Error
	Unlock	Received by a Root Port	Fatal Error
Messages	INTX	Received by a Root Port	TLP presented to user application <sup>(1)</sup>
	Error_Fatal Error Non-Fatal Error Correctable	Received by a Root Port	TLP presented to user application <sup>(1)</sup>
	Vendor Defined Type 0 Vendor Defined Type 1	Received by a Root Port	TLP presented to user application <sup>(1)</sup>
	Hot Plug Messages	Received by a Root Port	TLP dropped by the core

#### Table 3-12: TLP Disposition on the Receive AXI4-Stream Interface: Root Port (Cont'd)

#### Notes:

1. The TLP is indicated on the cfg\_msg\* interface and also appears on the m\_axis\_rx\* interface *only if* enabled in the Vivado Integrated Design Environment (IDE).

### **Atomic Operations**

The 7 Series FPGAs Integrated Block for PCI Express supports both sending and receiving Atomic operations (Atomic Ops) as defined in the *PCI Express Base Specification v2.1.* The specification defines three TLP types that allow advanced synchronization mechanisms amongst multiple producers and/or consumers. The integrated block treats Atomic Ops TLPs as Non-Posted Memory Transactions. The three TLP types are:

- FetchAdd
- Swap
- CAS (Compare And Set)

Applications that request Atomic Ops must create the TLP in the user application and send through the transmit AXI4-Stream interface. Applications that respond (complete) to Atomic Ops must receive the TLP from the receive AXI4-Stream interface, create the appropriate completion TLP in the user application, and send the resulting completion through the transmit AXI4-Stream interface.

### AMD XILINX Core Buffering and Flow Control

### Maximum Payload Size

TLP size is restricted by the capabilities of both link partners. After the link is trained, the root complex sets the MAX\_PAYLOAD\_SIZE value in the Device Control register. This value is equal to or less than the value advertised by the Device Capability register of the core. The advertised value in the Device Capability register of the integrated block core is either 128, 256, 512, or 1024 bytes, depending on the setting in the Vivado IDE (1024 is not supported for the 8-lane, 5.0 Gb/s 128-bit core). For more information about these registers, see section 7.8 of the *PCI Express Base Specification* [Ref 2]. The value of the Device Control register of the core is provided to the user application on the cfg\_dcommand[15:0] output. See Designing with Configuration Space Registers and Configuration Interface for information about this output.

### Transmit Buffers

The Integrated Block for PCI Express transmit AXI4-Stream interface provides tx\_buf\_av, an instantaneous indication of the number of Max\_Payload\_Size buffers available for use in the transmit buffer pool. Table 3-13 defines the number of transmit buffers available and maximum supported payload size for a specific core.

Capability Max	Performance Level <sup>(1)</sup>			
Payload Size (Bytes)	Good (Minimize Block RAM Usage)	High (Maximize Performance)		
128	26	32		
256	14	29		
512	15	30		
1024 <sup>(2)</sup>	15	31		

#### Table 3-13: Transmit Buffers Available

#### Notes:

1. Performance level is set through a Vivado IDE selection.

2. 1024 is not supported for the 8-lane, 5.0 Gb/s, 128-bit core.

Each buffer can hold one maximum sized TLP. A maximum sized TLP is a TLP with a 4-DWORD header plus a data payload equal to the Max\_Payload\_Size of the core (as defined in the Device Capability register) plus a TLP Digest. After the link is trained, the root complex sets the Max\_Payload\_Size value in the Device Control register. This value is equal to or less than the value advertised by the Device Capability register of the core. For more information about these registers, see section 7.8 of the *PCI Express Base Specification*. A TLP is held in the transmit buffer of the core until the link partner acknowledges receipt of the packet, at which time the buffer is released and a new TLP can be loaded into it by the user application.

For example, if the Capability Max Payload Size selected for the Endpoint core is 256 bytes, and the performance level selected is high, there are 29 total transmit buffers. Each of these buffers can hold at a maximum one 64-bit Memory Write Request (4-DWORD header) plus 256 bytes of data (64 DWORDs) plus TLP Digest (one DWORD) for a total of 69 DWORDs. This example assumes the root complex sets the MAX\_PAYLOAD\_SIZE register of the Device Control register to 256 bytes, which is the maximum capability advertised by this core. For this reason, at any given time, this core could have 29 of these 69 DWORD TLPs waiting for transmittal. There is no sharing of buffers among multiple TLPs, so even if user is sending smaller TLPs such as 32-bit Memory Read request with no TLP Digest totaling three DWORDs only per TLP, each transmit buffer still holds only one TLP at any time.

The internal transmit buffers are shared between the user application and the configuration management module (CMM) of the core. Because of this, the  $tx\_buf\_av$  bus can fluctuate even if the user application is not transmitting packets. The CMM generates completion TLPs in response to configuration reads or writes, interrupt TLPs at the request of the user application, and message TLPs when needed.

The Transmit Buffers Available indication enables the user application to completely utilize the PCI transaction ordering feature of the core transmitter. The transaction ordering rules allow for Posted and Completion TLPs to bypass Non-Posted TLPs. See section 2.4 of the *PCI Express Base Specification* [Ref 2] for more information about ordering rules.

The core supports the transaction ordering rules and promotes Posted and Completion packets ahead of blocked Non-Posted TLPs. Non-Posted TLPs can become blocked if the link partner is in a state where it momentarily has no Non-Posted receive buffers available, which it advertises through Flow Control updates. In this case, the core promotes Completion and Posted TLPs ahead of these blocked Non-Posted TLPs. However, this can only occur if the Completion or Posted TLP has been loaded into the core by the user application. By monitoring the tx\_buf\_av bus, the user application can ensure there is at least one free buffer available for any Completion or Posted TLPs are blocked; otherwise packets are sent on the link in the order they are received from the user application.

#### **Receiver Flow Control Credits Available**

The core provides the user application information about the state of the receiver buffer pool queues. This information represents the current space available for the Posted, Non-Posted, and Completion queues.

One Header Credit is equal to either a 3- or 4-DWORD TLP Header and one Data Credit is equal to 16 bytes of payload data. Table 3-14 provides values on credits available immediately after user\_lnk\_up assertion but before the reception of any TLP. If space available for any of the above categories is exhausted, the corresponding credit available signals indicate a value of zero. Credits available return to initial values after the receiver has drained all TLPs.





Cradit Catagory	Performance Level	Capability Maximum Payload Size			
Credit Category		128 Byte	256 Byte	512 Byte	1024 Byte
Non-Posted Header	Good	12			
	High	- 12			
Non-Posted Data	Good				
	High	- 24			
Posted Header	Good	- 32			
	High				
Posted Data	Good 53 53 181		437		
	High	181	181	437	949
Completion Header	Good	20			
	High	- 36			
Completion Data	Good	77	77	205	461
	High	205	205	461	973

#### Table 3-14: Transaction Receiver Credits Available Initial Values

The user application can use the fc\_ph[7:0], fc\_pd[11:0], fc\_nph[7:0], fc\_npd[11:0], fc\_cplh[7:0], fc\_cpld[11:0], and fc\_sel[2:0] signals to efficiently utilize and manage receiver buffer space available in the core and the core application. For additional information, see Flow Control Credit Information.

Endpoint cores have a unique requirement where the user application must use advanced methods to prevent buffer overflows when requesting Non-Posted Read Requests from an upstream component. According to the specification, a PCI Express Endpoint is required to advertise infinite storage credits for Completion Transactions in its receivers. This means that Endpoints must internally manage Memory Read Requests transmitted upstream and not overflow the receiver when the corresponding Completions are received. The user application transmit logic must use Completion credit information presented to modulate the rate and size of Memory Read requests, to stay within the instantaneous Completion space available in the core receiver. For additional information, see Appendix C, Managing Receive-Buffer Space for Inbound Completions.

#### **Flow Control Credit Information**

The integrated block provides the user application with information about the state of the Transaction Layer transmit and receive buffer credit pools. This information represents the current space available, as well as the credit "limit" and "consumed" information for the Posted, Non-Posted, and Completion pools.



 Table 2-7 defines the Flow Control Credit signals. Credit status information is presented on these signals:

- fc\_ph[7:0]
- fc\_pd[11:0]
- fc\_nph[7:0]
- fc\_npd[11:0]
- fc\_cplh[7:0]
- fc\_cpld[11:0]

Collectively, these signals are referred to as fc\_\*.

The  $fc_*$  signals provide information about each of the six credit pools defined in the *PCI Express Base Specification*: Header and Data Credits for Each of Posted, Non-Posted, and Completion.

Six different types of flow control information can be read by the user application. The  $fc\_sel[2:0]$  input selects the type of flow control information represented by the  $fc\_*$  outputs. The Flow Control Information Types are shown in Table 3-15.

fc_sel[2:0]	Flow Control Information Type
000	Receive Credits Available Space
001	Receive Credits Limit
010	Receive Credits Consumed
011	Reserved
100	Transmit Credits Available Space
101	Transmit Credit Limit
110	Transmit Credits Consumed
111	Reserved

Table 3-15: Flow Control Information Types

The fc\_sel[2:0] input can be changed on every clock cycle to indicate a different Flow Control Information Type. There is a two clock-cycle delay between the value of fc\_sel[2:0] changing and the corresponding Flow Control Information Type being presented on the fc\_\* outputs for both 64-bit and 128-bit interface. Figure 3-56 illustrates the timing of the Flow Control Credits signals.




Figure 3-56: Flow Control Credits for the 64-Bit and 128-Bit Interfaces

The output values of the fc\_\* signals represent credit values as defined in the *PCI Express Base Specification* [Ref 2]. One Header Credit is equal to either a 3- or 4-DWORD TLP Header and one Data Credit is equal to 16 bytes of payload data. Initial credit information is available immediately after user\_lnk\_up assertion, but before the reception of any TLP. Table 3-16 defines the possible values presented on the fc\_\* signals. Initial credit information varies depending on the size of the receive buffers within the integrated block and the Link Partner.

#### Table 3-16: fc\_\* Value Definition

Header Credit Value	Data Credit Value	Meaning
00 – 7F	000 – 7FF	User credits
FF-80	FFF-800	Negative credits available <sup>(1)</sup>
7F	7FF Infinite credits available <sup>(1)</sup>	

#### Notes:

1. Only Transmit Credits Available Space indicate Negative or Infinite credits available.

#### **Receive Credit Flow Control Information**

Receive Credit Flow Control Information can be obtained by setting fc\_sel[2:0] to 000b, 001b, or 010b. The Receive Credit Flow Control information indicates the current status of the receive buffers within the integrated block.

#### • Receive Credits Available Space: fc\_sel[2:0] = 000b

Receive Credits Available Space shows the credit space available in the integrated block Transaction Layer local receive buffers for each credit pool. If space available for any of the credit pools is exhausted, the corresponding fc\_\* signal indicates a value of zero. Receive Credits Available Space returns to its initial values after the user application has drained all TLPs from the integrated block.

In the case where infinite credits is advertised to the Link Partner for a specific Credit pool, such as Completion Credits for Endpoints, the user application should use this value along with the methods described in Appendix C, Managing Receive-Buffer Space for Inbound Completions to avoid completion buffer overflow.

# AMD**7** XILINX

### • Receive Credits Limit: fc\_sel[2:0] = 001b

Receive Credits Limit shows the credits granted to the link partner. The fc\_\* values are initialized with the values advertised by the integrated block during Flow Control initialization and are updated as a cumulative count as TLPs are read out of the Transaction Layer receive buffers through the AXI4-Stream interface. This value is referred to as CREDITS\_ALLOCATED within the *PCI Express Base Specification*.

In the case where infinite credits have been advertised for a specific credit pool, the Receive Buffer Credits Limit for that pool always indicates zero credits.

#### • Receive Credits Consumed: fc\_sel[2:0] = 010b

Receive Buffer Credits Consumed shows the credits consumed by the link partner (and received by the integrated block). The initial fc\_\* values are always zero and are updated as a cumulative count, as packets are received by the Transaction Layers receive buffers. This value is referred to as CREDITS\_RECEIVED in the *PCI Express Base Specification*.

#### **Transmit Credit Flow Control Information**

Transmit Credit Flow Control Information can be obtained by setting fc\_sel[2:0] to 100b, 101b, or 110b. The Transmit Credit Flow Control information indicates the current status of the receive buffers within the Link Partner.

#### • Transmit Credits Available Space: fc\_sel[2:0] = 100b

Transmit Credits Available Space indicates the available credit space within the receive buffers of the Link Partner for each credit pool. If space available for any of the credit pools is exhausted, the corresponding  $fc_*$  signal indicates a value of zero or negative. Transmit Credits Available Space returns to its initial values after the integrated block has successfully sent all TLPs to the Link Partner.

If the value is negative, more header or data has been written into the local transmit buffers of the integrated block than the Link Partner can currently consume. Because the block does not allow posted packets to pass completions, a posted packet that is written is not transmitted if there is a completion ahead of it waiting for credits (as indicated by a zero or negative value). Similarly, a completion that is written is not transmitted if a posted packet is ahead of it waiting for credits. The user application can monitor the Transmit Credits Available Space to ensure that these temporary blocking conditions do not occur, and that the bandwidth of the PCI Express Link is fully utilized by only writing packets to the integrated block that have sufficient space within the Receive buffer of the Link Partner. Non-Posted packets can always be bypassed within the integrated block; so, any Posted or Completion packet written passes Non-Posted packets waiting for credits.



The Link Partner can advertise infinite credits for one or more of the three traffic types. Set the Header and Data credit outputs to their maximum value, as indicated in Table 3-16, to indicate infinite credits.

#### • Transmit Credits Limit: fc\_sel[2:0] = 101b

Transmit Credits Limit shows the receive buffer limits of the Link Partner for each credit pool. The fc\_\* values are initialized with the values advertised by the Link Partner during Flow Control initialization and are updated as a cumulative count as Flow Control updates are received from the Link Partner. This value is referred to as CREDITS\_LIMIT in the *PCI Express Base Specification* [Ref 2].

In the case where infinite credits have been advertised for a specific Credit pool, the Transmit Buffer Credits Limit always indicates zero credits for that pool.

#### • Transmit Credits Consumed: fc\_sel[2:0] = 110b

Transmit Credits Consumed show the credits consumed of the Receive Buffer of the Link Partner by the integrated block. The initial value is always zero and is updated as a cumulative count, as packets are transmitted to the Link Partner. This value is referred to as CREDITS\_CONSUMED in the *PCI Express Base Specification*.

### **Designing with the Physical Layer Control and Status Interface**

Physical Layer Control and Status enables the user application to change link width and speed in response to data throughput and power requirements.

### Design Considerations for a Directed Link Change

These points should be considered during a Directed Link Change:

- Link change operation must be initiated only when user\_lnk\_up is asserted and the core is in the LO state, as indicated by the pl\_ltssm\_state[5:0] signal.
- Link Width Change should not be used when Lane Reversal is enabled.
- Target Link Width of a Link Width Change operation must be equal to or less than the width indicated by pl\_initial\_link\_width output.
- When pl\_link\_upcfg\_cap is set to 1b, the PCI Express link is Upconfigure capable. This allows the link width to be varied between the Initial Negotiated Link Width and any smaller link width supported by both the Port and link partner (this is for link reliability or application reasons).
- If a link is not Upconfigure capable, the Negotiated link width can only be varied to a width less than the Negotiated Link Width that is supported by both the link partner and device.
- Before initiating a link speed change from 2.5 Gb/s to 5.0 Gb/s, the user application must ensure that the link is 5.0 Gb/s (Gen2) capable (that is, pl\_link\_gen2\_cap is



1b) and the Link Partner is also Gen2 capable (pl\_link\_partner\_gen2\_capable is
1b).

- A link width change that benefits the application must be initiated only when cfg\_lcommand[9] (the Hardware Autonomous Width Disable bit) is 0b. In addition, for both link speed and/or width change driven by application need, pl\_directed\_link\_auton must be driven (1b). To restore the link width and speed to the original (higher) width and speed, set pl\_link\_upcfg\_cap to 1b.
- If the user application directs the link to a width not supported by the link partner, the resulting link width is the next narrower mutually supported link width. For example, an 8-lane link is directed to a 4-lane operation, but the link partner supports only 1-lane train down operations. So, this would result in a 1-lane operation.
- The Endpoint should initiate directed link change only when the device is in D0 power state (cfg\_pmcsr\_powerstate[1:0] = 00b).
- A retrain should not be initiated using directed link change pins (Root or Endpoint) or by setting the retrain bit (Root only), if the cfg\_pcie\_link\_state = 101b (transitioning to/from PPM L1) or 110b (transitioning to PPM L2/L3 Ready).
- To ease timing closure, it is permitted to check for the conditions specified above to be all simultaneously TRUE up to 16 user clock cycles before initiating a Directed Link Change. These conditions are:
  - user\_lnk\_up == 1'b1
  - o pl\_ltssm\_state[5:0] == 6 'h16
  - o cfg\_lcommand[9] == 1'b0
  - o cfg\_pmcsr\_powerstate[1:0] == 2 'b00
  - o cfg\_pcie\_link\_state[2:0] != either 3'b101 or 3'b110

### Directed Link Width Change

Figure 3-57 shows the directed link width change process that must be implemented by the user application. Here target\_link\_width[1:0] is the application-driven new link width request.




Figure 3-57: Directed Link Width Change

### Directed Link Speed Change

Figure 3-58 shows the directed link speed change process that must be implemented by the user application. Here target\_link\_speed is the application-driven new link speed request.

**Note:** A link speed change should not be initiated on a Root Port by driving the pl\_directed\_link\_change pin to 10 or 11 unless the attribute RP\_AUTO\_SPD = 11.




Figure 3-58: Directed Link Speed Change

### Directed Link Width and Speed Change

Figure 3-59 shows the directed link width and speed change process that must be implemented by the user application. Here target\_link\_width[1:0] is the application-driven new link width request, and target\_link\_speed is the application-driven new link speed request.

*Note:* A link speed change should not be initiated on a Root Port by driving the pl\_directed\_link\_change pin to 10 or 11 unless the attribute RP\_AUTO\_SPD = 11.




Figure 3-59: Directed Link Width and Speed Change

# AMD**7** XILINX

# Designing with Configuration Space Registers and Configuration Interface

This section describes the use of the Configuration interface for accessing the PCI Express Configuration Space Type 0 or Type 1 registers that are part of the Integrated Block core. The Configuration interface includes a read/write Configuration Port for accessing the registers. In addition, some commonly used registers are mapped directly on the Configuration interface for convenience.

### Registers Mapped Directly onto the Configuration Interface

The Integrated Block core provides direct access to select command and status registers in its Configuration Space. For Endpoints, the values in these registers are typically modified by Configuration Writes received from the Root Complex; however, the user application can also modify these values using the Configuration Port. In the Root Port configuration, the Configuration Port must always be used to modify these values. Table 3-17 defines the command and status registers mapped to the configuration port.

Port Name	Direction	Description	
cfg_bus_number[7:0]	Output	Bus Number: Default value after reset is 00h. Refreshed whenever a Type 0 Configuration Write packet is received.	
cfg_device_number[4:0]	Output	Device Number: Default value after reset is 00000b. Refreshed whenever a Type 0 Configuration Write packe is received.	
cfg_function_number[2:0]	Output	Function Number: Function number of the core, hardwired to 000b.	
cfg_status[15:0]	Output	Status Register: Status register from the Configuration Space Header. Not supported.	
cfg_command[15:0]	Output	Command Register: Command register from the Configuration Space Header.	
cfg_dstatus[15:0]	Output	Device Status Register: Device status register from the PCI Express Capability Structure.	
cfg_dcommand[15:0]	Output	Device Command Register: Device control register from the PCI Express Capability Structure.	
cfg_dcommand2[15:0]	Output	Device Command 2 Register: Device control 2 register from the PCI Express Capability Structure.	
cfg_lstatus[15:0]	Output	Link Status Register: Link status register from the PCI Express Capability Structure.	
cfg_lcommand[15:0]	Output	Link Command Register: Link control register from the PCI Express Capability Structure.	



### Device Control and Status Register Definitions

#### cfg\_bus\_number[7:0], cfg\_device\_number[4:0], cfg\_function\_number[2:0]

Together, these three values comprise the core ID, which the core captures from the corresponding fields of inbound Type 0 Configuration Write accesses. The user application is responsible for using this core ID as the Requestor ID on any requests it originates, and using it as the Completer ID on any Completion response it sends. This core supports only one function; for this reason, the function number is hardwired to 000b.

#### cfg\_status[15:0]

This output bus is not supported. This information can be retrieved by Read access of the Configuration Space in the 7 Series FPGAs Integrated Block for PCI Express using the Configuration Port.

#### cfg\_command[15:0]

This bus reflects the value stored in the Command register in the PCI Configuration Space Header. Table 3-18 provides the definitions for each bit in this bus. See the *PCI Express Base Specification* [Ref 2] for detailed information.

Bit Name		
cfg_command[15:11]	Reserved	
cfg_command[10]	Interrupt Disable	
cfg_command[9]	Fast Back-to-Back Transactions Enable (hardwired to 0)	
cfg_command[8]	SERR Enable	
cfg_command[7]	IDSEL Stepping/Wait Cycle Control (hardwired to 0)	
cfg_command[6]	Parity Error Enable - Not Supported	
cfg_command[5]	VGA Palette Snoop (hardwired to 0)	
cfg_command[4]	Memory Write and Invalidate (hardwired to 0)	
cfg_command[3]	Special Cycle Enable (hardwired to 0)	
cfg_command[2]	Bus Master Enable	
cfg_command[1]	Memory Address Space Decoder Enable	
cfg_command[0]	I/O Address Space Decoder Enable	

*Table 3-18:* **Bit Mapping on Header Command Register** 

The user application must monitor the Bus Master Enable bit (cfg\_command[2]) and refrain from transmitting requests while this bit is not set. This requirement applies only to requests; completions can be transmitted regardless of this bit.

The Memory Address Space Decoder Enable bit (cfg\_command[1]) or the I/O Address Space Decoder Enable bit (cfg\_command[0]) must be set to receive Memory or I/O requests. These bits are set by an incoming Configuration Write request from the system host.



#### cfg\_dstatus[15:0]

This bus reflects the value stored in the Device Status register of the PCI Express Capabilities Structure. Table 3-19 defines each bit in the cfg\_dstatus bus. See the *PCI Express Base Specification* [Ref 2] for detailed information.

Bit	Name
cfg_dstatus[15:6]	Reserved
cfg_dstatus[5]	Transaction Pending
cfg_dstatus[4]	AUX Power Detected (hardwired to 0)
cfg_dstatus[3]	Unsupported Request Detected
cfg_dstatus[2]	Fatal Error Detected
cfg_dstatus[1]	Non-Fatal Error Detected
cfg_dstatus[0]	Correctable Error Detected

Table 3-19: Bit Mapping on PCI Express Device Status Register

#### cfg\_dcommand[15:0]

This bus reflects the value stored in the Device Control register of the PCI Express Capabilities Structure. Table 3-20 defines each bit in the cfg\_dcommand bus. See the PCI Express Base Specification for detailed information.

Bit	Name
cfg_dcommand[15]	Reserved
cfg_dcommand[14:12]	Max_Read_Request_Size
cfg_dcommand[11]	Enable No Snoop
cfg_dcommand[10]	Auxiliary Power PM Enable
cfg_dcommand[9]	Phantom Functions Enable
cfg_dcommand[8]	Extended Tag Field Enable
cfg_dcommand[7:5]	Max_Payload_Size
cfg_dcommand[4]	Enable Relaxed Ordering
cfg_dcommand[3]	Unsupported Request Reporting Enable
cfg_dcommand[2]	Fatal Error Reporting Enable
cfg_dcommand[1]	Non-Fatal Error Reporting Enable
cfg_dcommand[0]	Correctable Error Reporting Enable

Table 3-20: Bit Mapping of PCI Express Device Control Register

#### cfg\_lstatus[15:0]

This bus reflects the value stored in the Link Status register in the PCI Express Capabilities Structure. Table 3-21 defines each bit in the cfg\_lstatus bus. See the PCI Express Base Specification for details.

Bit	Name	
cfg_lstatus[15]	Link Autonomous Bandwidth Status	
cfg_lstatus[14]	Link Bandwidth Management Status	
cfg_lstatus[13]	Data Link Layer Link Active	
cfg_lstatus[12]	Slot Clock Configuration	
cfg_lstatus[11]	Link Training	
cfg_lstatus[10]	Reserved	
cfg_lstatus[9:4]	Negotiated Link Width	
cfg_lstatus[3:0]	Current Link Speed	

#### Table 3-21: Bit Mapping of PCI Express Link Status Register

#### cfg\_lcommand[15:0]

This bus reflects the value stored in the Link Control register of the PCI Express Capabilities Structure. Table 3-22 provides the definition of each bit in cfg\_lcommand bus. See the PCI Express Base Specification, rev. 2.1 for more details.

Bit	Name	
cfg_lcommand[15:12]	Reserved	
cfg_lcommand[11]	Link Autonomous Bandwidth Interrupt Enable	
cfg_lcommand[10]	Link Bandwidth Management Interrupt Enable	
cfg_lcommand[9]	Hardware Autonomous Width Disable	
cfg_lcommand[8]	Enable Clock Power Management	
cfg_lcommand[7]	Extended Synch	
cfg_lcommand[6]	Common Clock Configuration	
cfg_lcommand[5] <sup>(1)</sup>	Retrain Link (Reserved for an Endpoint device)	
cfg_lcommand[4]	Link Disable	
cfg_lcommand[3]	Read Completion Boundary	
cfg_lcommand[2]	Reserved	
cfg_lcommand[1:0]	Active State Link PM Control	

Table 3-22: Bit Mapping of PCI Express Link Control Register

#### Notes:

1. During L1 negotiation, do not trigger a link retrain by writing a 1 to cfg\_lcommand[5]. L1 negotiation can be observed by monitoring the cfg\_pcie\_link\_state port.

#### cfg\_dcommand2[15:0]

This bus reflects the value stored in the Device Control 2 register of the PCI Express Capabilities Structure. Table 3-23 defines each bit in the cfg\_dcommand bus. See the PCI Express Base Specification [Ref 2] for detailed information.



Bit	Name		
cfg_dcommand2[15:5]	Reserved		
cfg_dcommand2[4]	Completion Timeout Disable		
cfg_dcommand2[3:0]	Completion Timeout Value		

#### Table 3-23: Bit Mapping of PCI Express Device Control 2 Register

## Core Response to Command Register Settings

Table 3-24 and Table 3-25 illustrate the behavior of the core based on the Command Register settings when configured as either an Endpoint or a Root Port.

Bit	Name	Attr	Endpoint Core Behavior	
0	I/O Space Enable	RW	The Endpoint does not permit a BAR hit on I/O space unless this is enabled.	
1	Memory Space Enable	RW	The Endpoint does not permit a BAR hit on Memory space unless this is enabled.	
2	Bus Master Enable	RW	The Endpoint does not enforce this; user could send a TLP through the AXI4-Stream interface.	
5:3	Reserved	RO	Wired to 0. Not applicable to PCI Express.	
6	Parity Error Response	RW	Enables Master Data Parity Error (Status[8]) to be set.	
7	Reserved	RO	Wired to 0. Not applicable to PCI Express.	
8	SERR# Enable	RW	Can enable Error NonFatal / Error Fatal Message generation and enables Status[14] ("Signaled System Error").	
9	Reserved	RO	Wired to 0. Not applicable to PCI Express.	
10	Interrupt Disable	RW	If set to 1, the cfg_interrupt* interface is unable to cause INTx messages to be sent.	
15:11	Reserved	RO	Wired to 0. Not applicable to PCI Express.	

Table 3-24: Command Register (0x004): Endpoint

Table 3-25:	Command Register (0x004): Root Port
-------------	-------------------------------------

Bit	Name	Attr	Root Port Core behavior
0	I/O Space Enable	RW	The Root Port ignores this setting. If disabled, it still accepts I/O TLP from the user side and passes downstream. The user application logic must enforce not sending I/O TLPs downstream if this is unset.
1	Memory Space Enable	RW	The Root Port ignores this setting. If disabled, it still accepts Mem TLPs from the user side and passes downstream. The user application logic must enforce not sending Mem TLPs downstream if this is unset.

Bit	Name	Attr	Root Port Core behavior	
2	Bus Master Enable	RW	When set to 0, the Root Port responds to target transactions such as an Upstream Mem or I/O TLPs as a UR (that is, the UR bit is set if enabled or a Cpl w/ UR packet is sent if the TLP was Non-Posted).	
			When set to 1, all target transactions are passed to the user.	
5:3	Reserved	RO	Wired to 0. Not applicable to PCI Express.	
6	Parity Error Response	RW	Enables Master Data Parity Error (Status[8]) to be set.	
7	Reserved	RO	Wired to 0. Not applicable to PCI Express.	
8	SERR# Enable	RW		
			<b>Note:</b> Error conditions detected internal to the Root Port are indicated on cfg_msg* interface.	
9	Reserved	RO	Wired to 0. Not applicable to PCI Express.	
10	Interrupt Disable	RW	Not applicable to Root Port.	
15:11	Reserved	RO	Wired to 0. Not applicable to PCI Express.	

Table 3-25:	Command Register (0x004): Root Port (Cont'd)
-------------	--

XILINX

# Status Register Response to Error Conditions

Table 3-26 through Table 3-28 illustrate the conditions that cause the Status Register bits to be set in the core when configured as either an Endpoint or a Root Port.

Bit	Name	Attr	Cause in an Endpoint
2:0	Reserved	RO	Wired to 0. Not applicable to PCI Express.
3	Interrupt Status	RO	Set when interrupt signaled by user.
			<ul> <li>Clears when interrupt is cleared by the Interrupt handler.</li> </ul>
4	Capabilities List	RO	Wired to 1.
7:5	Reserved	RO	Wired to 0. Not applicable to PCI Express.
8	Master Data Parity Error	RW1C	Set if Parity Error Response is set and a Poisoned Cpl TLP is received on the link, or a Poisoned Write TLP is sent.
10:9	Reserved	RO	Wired to 0. Not applicable to PCI Express.
11	Signaled Target Abort	RW1C	Set if a Completion with status Completer Abort is sent upstream by the user application through the cfg_err* interface.
12	Received Target Abort	RW1C	Set if a Completion with status Completer Abort is received.

Table 3-26: Status Register (0x006): Endpoint



Bit	Name	Attr	Cause in an Endpoint			
13	Received Master Abort	RW1C	Set if a Completion with status Unsupported Request is received.			
14	Signaled System Error	RW1C	Set if an Error Non-Fatal / Error Fatal Message is sent, and SERR# Enable (Command[8]) is set.			
15	Detected Parity Error	RW1C	Set if a Poisoned TLP is received on the link.			

#### Table 3-26: Status Register (0x006): Endpoint (Cont'd)

#### Table 3-27: Status Register (0x006): Root Port

Bit	Name	Attr	Cause in a Root Port
2:0	Reserved	RO	Wired to 0. Not applicable to PCI Express.
3	Interrupt Status	RO	Has no function in the Root Port.
4	Capabilities List	RO	Wired to 1.
7:5	Reserved	RO	Wired to 0. Not applicable to PCI Express.
8	Master Data Parity Error	RW1C	Set if Parity Error Response is set and a Poisoned Completion TLP is received on the link.
10:9	Reserved	RO	Wired to 0. Not applicable to PCI Express.
11	Signaled Target Abort	RW1C	Never set by the Root Port
12	Received Target Abort	RW1C	Never set by the Root Port
13	Received Master Abort	RW1C	Never set by the Root Port
14	Signaled System Error	RW1C	Set if the Root Port:
			<ul> <li>Receives an Error Non-Fatal / Error Fatal Message and both SERR# Enable and Secondary SERR# enable are set.</li> </ul>
			<ul> <li>Indicates on the cfg_msg* interface that a Error Fatal / Error Non-Fatal Message should be generated upstream and SERR# enable is set.</li> </ul>
15	Detected Parity Error	RW1C	Set if a Poisoned TLP is transmitted downstream.

Bit	Name	Attr	Cause in a Root Port
7:0	Reserved	RO	Wired to 0. Not applicable to PCI Express.
8	Secondary Master Data Parity Error	RW1C	Set when the Root Port:
			Receives a Poisoned Completion TLP, and Secondary Parity Error Response==1
			Transmits a Poisoned Write TLP, and Secondary Parity Error Response==1
10:9	Reserved	RO	Wired to 0. Not applicable to PCI Express.



Bit	Name	Attr	Cause in a Root Port		
11	Secondary Signaled Target Abort	RW1C	Set when user applicable indicates a Completer-Abort through cfg_err_cpl_abort.		
12	Secondary Received Target Abort	RW1C	Set when the Root Port receives a Completion TLP with status Completer-Abort.		
13	Secondary Received Master Abort	RW1C	Set when the Root Port receives a Completion TLP with status Unsupported Request		
14	Secondary Received System Error	RW1C	Set when the Root Port receives an Error Fatal/ Error Non-Fatal Message.		
15	Secondary Detected Parity Error	RW1C	Set when the Root Port receives a Poisoned TLP.		

Table 3-28: Secondary Status Register (0x01E): Root Port


# Accessing Registers through the Configuration Port

Configuration registers that are not directly mapped to the user interface can be accessed by configuration-space address using the ports shown in Table 2-14. Root Ports must use the Configuration Port to set up the Configuration Space. Endpoints can also use the Configuration Port to read and write; however, care must be taken to avoid adverse system side effects.

The user application must supply the address as a DWORD address, not a byte address. To calculate the DWORD address for a register, divide the byte address by four. For example:

- The DWORD address of the Command/Status Register in the PCI Configuration Space Header is 01h. (The byte address is 04h.)
- The DWORD address for BAR0 is 04h. (The byte address is 10h.)

To read any register in configuration space, shown in Table 2-23, the user application drives the register DWORD address onto  $cfg_dwaddr[9:0]$ . The core drives the content of the addressed register onto  $cfg_do[31:0]$ . The value on  $cfg_do[31:0]$  is qualified by signal assertion on  $cfg_rd_wr_done$ . Figure 3-60 illustrates an example with two consecutive reads from the Configuration Space.





Configuration Space registers which are defined as RW by the *PCI Local Bus Specification* and *PCI Express Base Specification* are writable through the Configuration Management interface. To write a register in this address space, the user application drives the register DWORD address onto cfg\_dwaddr[9:0] and the data onto cfg\_di[31:0]. This data is further qualified by cfg\_byte\_en[3:0], which validates the bytes of data presented on cfg\_di[31:0]. These signals should be held asserted until cfg\_rd\_wr\_done is asserted. Figure 3-61 illustrates an example with two consecutive writes to the Configuration Space, the first write with the user application writing to all 32 bits of data, and the second write with the user application selectively writing to only bits [23:16].

**Note:** Writing to the Configuration Space could have adverse system side effects. Ensure these writes do not negatively impact the overall system functionality.




Figure 3-61: Example Configuration Space Write Access

# **Optional PCI Express Extended Capabilities**

The core optionally implements up to five PCI Express Extended Capabilities in the following order:

- 1. Device Serial Number (DSN) Capability
- 2. Virtual Channel (VC) Capability
- 3. Vendor Specific (VSEC) Capability
- 4. Advanced Error Reporting (AER) Capability
- 5. Resizable BAR (RBAR) Capability

You can select which capabilities to enable in the Vivado IDE.

The Start addresses (Base Pointer address) of the five capability structures vary depending on the combination of capabilities enabled.

 Table 3-29 through Table 3-33 define the start addresses of the five Extended Capability

 Structures, depending on the combination of PCI Express Extended Capabilities selected.





#### Table 3-29: **DSN Base Pointer**

	DSN Base Pointer
No Capabilities Selected	-
DSN Enabled	100h

#### Table 3-30: VC Capability Base Pointer

VC Capability Base Po	
No Capabilities Selected	-
Only VC Capability Enabled	100h
DSN and VC Capability Enabled	10Ch

#### Table 3-31: VSEC Capability Base Pointer

	VSEC Capability Base Pointer
No Capabilities Selected	-
Only VSEC Capability Enabled	100h
DSN and VSEC Capability Enabled	10Ch
DSN, VC Capability, and VSEC Capability Enabled	128h

#### Table 3-32: AER Capability Base Pointer

	AER Capability Base Pointer
No Capabilities Selected	-
Only AER Capability Enabled	100h
DSN and AER Capability Enabled	10Ch
VC Capability and AER Capability Enabled	11Ch
VSEC Capability and AER Capability Enabled	118h
DSN, VC Capability, and AER Capability Enabled	128h
DSN, VSEC Capability, and AER Capability Enabled	124h
VC Capability, VSEC Capability, and AER Capability Enabled	134h
DSN, VC Capability, VSEC Capability, and AER Capability Enabled	140h

#### Table 3-33: RBAR Capability Base Pointer

	<b>RBAR Capability Base Pointer</b>
No Capabilities Selected	-
Only RBAR Capability Enabled	100h
DSN and RBAR Capability Enabled	10Ch
VC Capability and RBAR Capability Enabled	11Ch
VSEC Capability and RBAR Capability Enabled	118h
AER Capability and RBAR Capability Enabled	138h



#### Table 3-33: RBAR Capability Base Pointer (Cont'd)

	<b>RBAR Capability Base Pointer</b>
DSN, VC Capability, and RBAR Capability Enabled	128h
DSN, VSEC Capability, and RBAR Capability Enabled	124h
DSN, AER Capability, and RBAR Capability Enabled	144h
VC Capability, VSEC Capability, and RBAR Capability Enabled	134h
VC Capability, AER Capability, and RBAR Capability Enabled	154h
VSEC Capability, AER Capability, and RBAR Capability Enabled	150h
DSN, VC Capability, VSEC Capability, and RBAR Capability Enabled	140h
DSN, VC Capability, AER Capability, and RBAR Capability Enabled	160h
DSN, VSEC Capability, AER Capability and RBAR Capability Enabled	15Ch
VC Capability, VSEC Capability, AER Capability, and RBAR Capability Enabled	16Ch
DSN, VC Capability, VSEC Capability, AER Capability, and RBAR Capability Enabled	178h

The rest of the PCI Express Extended Configuration Space is optionally available for you to implement.

# Xilinx Defined Vendor Specific Capability

The core supports Xilinx defined Vendor Specific Capability that provides Control and Status for Loopback Master function for both the Root Port and Endpoint configurations.

**RECOMMENDED:** Use Loopback Master functionality to perform in-system test of the physical link only, that is, when the application is not active.

User logic is required to control the Loopback Master functionality by assessing the VSEC structure through the Configuration interface.

Figure 3-62 shows the VSEC structure in the PCIe Extended Configuration Space implemented in the integrated block.

31		0	Byte Offset
Next Capability Offset	Capability Version = 1h	PCI Express extended capability = 000Bh	00h
VSEC Length = 24 bytes	VSEC Rev = 0h	VSEC ID = 0h	04h
	Loopback Contro	l Register	08h
Loopback Status Register		0Ch	
Loopback Error Count Register 1			10h
Loopback Error Count Register 2			14h

#### Figure 3-62: Xilinx Defined Vendor Specific Capability Structure

# Loopback Control Register (Offset 08h)

The Loopback Control Register controls Xilinx Defined Loopback specific parameters. Table 3-34 shows the bit locations and definitions.

Table 3-34:	Loopback	Control	Register
-------------	----------	---------	----------

Bit Location	Register Description	Attributes
0	Start Loopback: When set to 1b and <i>pl_ltssm_state[5:0]</i> is indicating L0 (16H), the block transitions to Loopback Master state and starts the loopback test. When set to 0b, the block exits the loopback master mode.	RW
	<b>Note:</b> The Start Loopback bit should not be set to 1b during a link speed change.	
1	Force Loopback: The loopback master can force the slave which fails to achieve symbol lock at specified link speed and de-emphasis level to enter the loopback.active state by setting this bit to 1b. The start bit must be set to 1b when force is set to 1b.	RW
3:2	Loopback Link Speed: Advertised link speed in the TS1s sent by master with loopback bit set to 1b. The master can control the loopback link speed by properly controlling these bits.	RW
4	Loopback De-emphasis: Advertised de-emphasis level in the TS1s sent by master. This also sets the De-emphasis level for the loopback slave.	RW
5	Loopback Modified Compliance: The loopback master generates modified compliance pattern when in loopback mode else compliance pattern is generated. Only one SKP OS is generated instead of two while in modified compliance.	RW
6	Loopback Suppress SKP OS: When this bit is set to 1b then SKP OS are not transmitted by Loopback Master. This bit is ignored when send_modified_compliance pattern is set to 0b.	RW
15:7	Reserved	RO
23:16	Reserved	RO
31:24	Reserved	RO



#### Loopback Status Register (Offset 0Ch)

The Loopback Status Register provides information about Xilinx Defined Loopback specific parameters. Table 3-35 shows the bit locations and definitions.

<b>Bit Location</b>		Register Description	Attributes
0	Loopback Slave: This bit is set by hardware, if the device is currently in loopback slave mode. When this bit is set to 1b, the Start Loopback bit must not be set to 1b.		RO
1	the master received and the master received at the master received at the second state of the second state	Failed: This bit is set by Loopback Master hardware, when ives no TS1s while Loopback bit set to 1b, within 100 ms of re". This bit is never set to 1b, when the Force Loopback bit ting the Start Loopback bit to 1b clears this bit to 0b.	RO
7:2	Reserved		RO
15:8	Loopback Tested: These bits are set to 0b, when the Start Loopback bit is set to 1b. These bits are set to 1b when loopback test has been performed on a given lane and the Loopback_Err_count_n for the corresponding lane is valid.		RO
	<b>Bit Positions</b>	Lane	
	8	Lane 0 Tested	
	9	Lane 1 Tested	
	10	Lane 2 Tested	
	11	Lane 3 Tested	
	12	Lane 4 Tested	
	13	Lane 5 Tested	
	14	Lane 6 Tested	
	15	Lane 7 Tested	
31:16	Reserved		RO

Table 3-35: Loopback Status Register

#### Loopback Error Count Register 1 (Offset 10h)

The Loopback Error Count Register 1 provides information about the Error Count on the Physical Lanes 0 - 3, as tested by Xilinx Defined Loopback Control Test. A lane has an error count reported as zero if that lane was not tested in loopback. This could be if the lane is either not part of a configured port or has not detected a receiver at the other end. Table 3-36 shows the bit locations and definitions.



Table 3-36:	Loopback	<b>Error Count</b>	Register 1
-------------	----------	--------------------	------------

Bit Location	Register Description	Attributes
7:0	Loopback Error Count 0: This specifies the Error Count on Lane 0. An error is said to have occurred if there is an 8B/10B error or disparity error signaled on the Lane. Setting Loopback Start bit to 1b clears the error count to 0h. This is only valid when Loopback Tested: Lane 0 Tested is set to 1b.	RO
15:8	Loopback Error Count 1: This specifies the Error Count on Lane 1. An error is said to have occurred if there is an 8B/10B error or disparity error signaled on the Lane. Setting Loopback Start bit to 1b clears the error count to 0h. This is only valid when Loopback Tested: Lane 1 Tested is set to 1b.	RO
23:16	Loopback Error Count 2: This specifies the Error Count on Lane 2. An error is said to have occurred if there is an 8B/10B error or disparity error signaled on the Lane. Setting Loopback Start bit to 1b clears the error count to 0h. This is only valid when Loopback Tested: Lane 2 Tested is set to 1b.	RO
31:24	Loopback Error Count 3: This specifies the Error Count on Lane 3. An error is said to have occurred if there is an 8B/10B error or disparity error signaled on the Lane. Setting Loopback Start bit to 1b clears the error count to 0h. This is only valid when Loopback Tested: Lane 3 Tested is set to 1b.	RO

#### Loopback Error Count Register 2 (Offset 14h)

The Loopback Error Count Register 2 provides information about the Error Count on the Physical Lanes 7 - 4, as tested by Xilinx Defined Loopback Control Test. A lane has an error count reported as zero if that lane was not tested in loopback. This could be the case the lane is either not part of configured port or has not detected a receiver at the other end. Table 3-37 shows the bit locations and definitions.

Table 3-37:	Loopback Error	Count Register 2
-------------	----------------	------------------

Bit Location	Register Description	Attributes
7:0	Loopback Error Count 4: This specifies the Error Count on Lane 4. An error is said to have occurred if there is an 8B/10B error or disparity error signaled on the Lane. Setting Loopback Start bit to 1b clears the error count to 0h. This is only valid when Loopback Tested: Lane 4 Tested is set to 1b.	RO
15:8	Loopback Error Count 5: This specifies the Error Count on Lane 5. An error is said to have occurred if there is an 8B/10B error or disparity error signaled on the Lane. Setting Loopback Start bit to 1b clears the error count to 0h. This is only valid when Loopback Tested: Lane 5 Tested is set to 1b.	RO
23:16	Loopback Error Count 6: This specifies the Error Count on Lane 6. An error is said to have occurred if there is an 8B/10B error or disparity error signaled on the Lane. Setting Loopback Start bit to 1b clears the error count to 0h. This is only valid when Loopback Tested: Lane 6 Tested is set to 1b.	RO
31:24	Loopback Error Count 7: This specifies the Error Count on Lane 7. An error is said to have occurred if there is an 8B/10B error or disparity error signaled on the lane. Setting Loopback Start bit to 1b clears the error count to 0h. This is only valid when Loopback Tested: Lane 7 Tested is set to 1b.	RO



# Advanced Error Reporting Capability

The core implements the Advanced Error Reporting (AER) Capability structure as defined in *PCI Express Base Specification, rev. 2.1* [Ref 2]. All optional bits defined in the specification are supported. Multiple Header Logging is not supported.

When AER is enabled, the core responds to error conditions by setting the appropriate Configuration Space bit(s) and sending the appropriate error messages in the manner described in *PCI Express Base Specification, rev. 2.1*.

For additional signaling requirements when AER is enabled, see AER Requirements.

# Resizable BAR Capability

The core implements the Resizable BAR Capability structure as defined in *PCI Express Base Specification, rev. 2.1.* For more information on the Resizable BAR feature of the integrated block, see Resizable BAR Implementation-Specific Information (Endpoint Only).

# **User-Implemented Configuration Space**

The core enables you to optionally implement registers in the PCI Configuration Space, the PCI Express Extended Configuration Space, or both, in the user application. The user application must return Config Completions for all address within this space. For more information about enabling and customizing this feature, see Chapter 4, Customizing and Generating the Core.

### **PCI Configuration Space**

If you choose to implement registers within  $0 \times A8$  to  $0 \times FF$  in the PCI Configuration Space, the start address of the address region you wish to implement can be defined during the core generation process.

The user application is responsible for generating all Completions to Configuration Reads and Writes from the user-defined start address to the end of PCI Configuration Space  $(0 \times FF)$ . Configuration Reads to unimplemented registers within this range should be responded to with a Completion with  $0 \times 00000000$  as the data, and configuration writes should be responded to with a successful Completion.

For example, to implement address range  $0 \times C0$  to  $0 \times CF$ , there are several address ranges defined that should be treated differently depending on the access. See Table 3-38 for more details on this example.





Address Range	Configuration Writes	Configuration Reads	
0x00 to 0xBF	The core responds automatically	The core responds automatically	
0xC0 to 0xCF	The user application responds with Successful Completion	The user application responds with register contents	
0xD0 to 0xFF	The user application responds with Successful Completion	The user application responds with 0x00000000	

Table 3-38:	Example: User-Implemented Space 0xC0 to 0xCF
-------------	--

#### **PCI Express Extended Configuration Space**

The starting address of the region in the PCI Express Extended Configuration Space that is optionally available for you to implement depends on the PCI Express Extended Capabilities that you enabled in the core.

The core allows you to select the start address of the user-implemented PCI Express Extended Configuration Space, while generating and customizing the core. This space must be implemented in the user application. The user application is required to generate a Cpld with 0x0000000 for Configuration Read and successful Cpl for Configuration Write to addresses in this selected range not implemented in the user application.

You can choose to implement a User Configuration Space with a start address not adjacent to the last capability structure implemented by the core. In such a case, the core returns a completion with  $0 \times 00000000$  for configuration accesses to the region that you have chosen to not implement. Table 3-39 further illustrates this scenario.

Table 3-39:	Example: User-Defined Start Address for Configuration Space
Tubic 5 55.	Example: Oser Defined Start Address for configuration space

Configuration Space	Byte Address
DSN Capability	100h - 108h
VSEC Capability	10Ch - 120h
Reserved Extended Configuration Space	124h - 164h
(The core returns successful completion with 0x00000000)	12411 - 16411
User-Implemented PCI Express Extended Configuration Space	168h - 47Ch
User-Implemented Reserved PCI Express Extended Configuration Space	480h - FFFh
(The user application returns successful completion with $0 \times 00000000$ )	40011 - FFFII

Table 3-39 illustrates an example Configuration of the PCI Express Extended Configuration Space, with these settings:

- DSN Capability Enabled
- VSEC Capability Enabled
- User Implemented PCI Express Extended Configuration Space Enabled
- User Implemented PCI Express Extended Configuration Space Start Address 168h



In this configuration, the DSN Capability occupies the registers at 100h-108h, and the VSEC Capability occupies registers at addresses 10Ch to 120h.

The remaining PCI Express Extended Configuration Space, starting at address 124h is available to implement. For this example, registers in the address region starting 168h were chosen for implement. The core returns successful completions with 0x00000000 for Configuration accesses to registers 124h-164h. Table 3-39 also illustrates a case where only registers from 168h to 47Ch are implemented. In this case, you are responsible for returning successful Completions with 0x0000000 for configuration accesses to 480h-FFFh.

# Additional Packet Handling Requirements

The user application must manage the mechanisms described in this section to ensure protocol compliance, because the core does not manage them automatically.

#### **Generation of Completions**

The core does not generate Completions for Memory Reads or I/O requests made by a remote device. You must service these completions according to the rules specified in the *PCI Express Base Specification* [Ref 2].

#### **Tracking Non-Posted Requests and Inbound Completions**

The integrated block does not track transmitted I/O requests or Memory Reads that have yet to be serviced with inbound Completions. The user application is required to keep track of such requests using the Tag ID or other information.

One Memory Read request can be answered by several Completion packets. The user application must accept all inbound Completions associated with the original Memory Read until all requested data has been received.

The *PCI Express Base Specification* requires that an Endpoint advertise infinite Completion Flow Control credits as a receiver; the Endpoint can only transmit Memory Reads and I/O requests if it has enough space to receive subsequent Completions.

The integrated block does not keep track of receive-buffer space for Completion. Rather, it sets aside a fixed amount of buffer space for inbound Completions. The user application must keep track of this buffer space to know if it can transmit requests requiring a Completion response. See Appendix C, Managing Receive-Buffer Space for Inbound Completions for Inbound Completions for more information.

## Handling Message TLPs

By default, the 7 Series FPGAs Integrated Block for PCI Express does not route any received messages to the AXI4-Stream interface. It signals the receipt of messages on the cfg\_msg\_\*



interface. However, to receive these messages in addition to signaling on this interface, enable this feature during customization of the core through the Vivado IDE.

#### **Root Port Configuration**

The Root Port of a PCI Express Root Complex does not send any internally generated messages on the PCI Express link, although messages can still be sent through the AXI4-Stream interface, such as a Set Slot Power Limit message. Any errors detected by the Integrated Block in Root Port configuration that could cause an error message to be sent are therefore signaled to the user application on the cfg\_msg\_\* interface.

In Root Port configuration, the core also decodes received messages and signals these to the user application on this interface. When configured as a Root Port, the integrated block distinguishes between these received messages and error conditions detected internally by the asserting the cfg\_msg\_received signal.

# **Reporting User Error Conditions**

The user application must report errors that occur during Completion handling using dedicated error signals on the core interface, and must observe the Device Power State before signaling an error to the core. If the user application detects an error (for example, a Completion Timeout) while the device has been programmed to a non-D0 state, the user application is responsible to signal the error after the device is programmed back to the D0 state.

After the user application signals an error, the core reports the error on the PCI Express Link and also sets the appropriate status bit(s) in the Configuration Space. Because status bits must be set in the appropriate Configuration Space register, the user application cannot generate error reporting packets on the transmit interface. The type of error-reporting packets transmitted depends on whether or not the error resulted from a Posted or Non-Posted Request, and if AER is enabled or disabled. User-reported Posted errors cause Message packets to be sent to the Root Complex if enabled to do so through the Device Control Error Reporting bits and/or the Status SERR Enable bit, and the AER Mask bits (if AER enabled). User-reported non-Posted errors cause Completion packets with non-successful status to be sent to the Root Complex, unless the error is regarded as an Advisory Non-Fatal Error. If AER is enabled, user-reported non-Posted errors can also cause Message packets to be sent, if enabled by the AER Mask bits. For more information about Advisory Non-Fatal Errors, see Chapter 6 of the *PCI Express Base Specification*. Errors on Non-Posted Requests can result in either Messages to the Root Complex or Complex or Completion packets with non-Successful status sent to the original Requester.

### **Error Types**

The user application triggers different types of errors using the signals defined in Table 2-18.

End-to-end CRC ECRC Error

# AMD**A** XILINX

- Unsupported Request Error
- Completion Timeout Error
- Unexpected Completion Error
- Completer Abort Error
- Correctable Error
- Atomic Egress Blocked Error
- Multicast Blocked Error
- Correctable Internal Error
- Malformed Error
- Poisoned Error
- Uncorrectable Internal Error

Multiple errors can be detected in the same received packet; for example, the same packet can be an Unsupported Request and have an ECRC error. If this happens, only one error should be reported. Because all user-reported errors have the same severity, the user application design can determine which error to report. The cfg\_err\_posted signal, combined with the appropriate error reporting signal, indicates what type of error-reporting packets are transmitted. The user application can signal only one error per clock cycle. See Figure 3-63, Figure 3-64, and Figure 3-65, and Table 3-40 and Table 3-41.

The user application must ensure that the device is in a D0 Power state prior to reporting any errors through the cfg\_err\_ interface. The user application can ensure this by checking that the PMCSR PowerState (cfg\_pmcsr\_pme\_powerstate [1:0]) is set to 2'b00. If the PowerState is not set to 2'b00 (the core is in a non-D0 power state) and PME\_EN cfg\_pmcsr\_pme\_en is asserted (1'b1), you can assert (pulse) cfg\_pm\_wake and wait for the Root to set the PMCSR PowerState bits to 2'b00. If the PowerState (cfg\_pmcsr\_pme\_powerstate) is not equal to 2'b00 and PME\_EN cfg\_pmcsr\_pme\_en is deasserted (1'b0), you must wait for the Root to set the PowerState to 2'b00.

User Reported Error	Internal Cause	AER Enabled	Action
None	None	Don't care	No action is taken.
	RX: • Bar Miss (NP TLP) • Locked TLP	No	A completion with an Unsupported Request status is sent.
cfg_err_ur && cfg_err_posted = 0	• Type1 Cfg		A completion with an Unsupported Request status is sent. If enabled, a Correctable Error Message is sent.
5	Non-Cpl TLP during PM mode     Poisoned TLP	Yes	

Table 3-40: User-Indicated Error Signaling

# Table 3-40: User-Indicated Error Signaling (Cont'd)

XILINX

User Reported Error Internal Cause		AER Enabled	Action	
cfa err ur	RX: • Bar Miss (Posted) TLP		lf enabled, a Non-Fatal Error Message is sent.	
cfg_err_posted = 1	TLP • Locked (Posted) TLP • Posted TLP during PM mode	Yes	Depending on the AER Severity register, either a Non-Fatal or Fatal Error Message is sent.	
cfg_err_cpl_abort	Poisoned TLP	No	A completion with a Completer Abort status is sent. If enabled, a Non-Fatal Error Message is sent.	
cfg_err_posted = 0	Folsoned TLF	Yes	A completion with a Completer Abort status is sent. If enabled, a Correctable Error Message is sent.	
cfg_err_cpl_abort &&	ECRC Error	No	A completion with a Completer Abort status is sent. If enabled, a Non-Fatal Error Message is sent.	
cfg_err_posted = 1		Yes	Depending on the AER Severity register, either a Non-Fatal or Fatal Error Message is sent.	
cfg_err_cpl_timeout &&	Poisoned TLP	No	None (considered an Advisory Non-Fatal Error).	
cfg_err_no_recovery = 0	Poisoned TLP	Yes	If enabled, a Correctable Error Message is sent.	
cfg_err_cpl_timeout		No	If enabled, a Non-Fatal Error Message is sent.	
&& cfg_err_no_recovery = 1	ECRC Error	Yes	Depending on the AER Severity register, a Non-Fatal or Fatal Error Message is sent.	
		No	If enabled, a Non-Fatal Error Message is sent.	
cfg_err_ecrc	ECRC Error	Yes	Depending on the AER Severity register, either a Non-Fatal or Fatal Error Message is sent.	
cfg_err_cor	RX:	Don't care		
<ul> <li>PLM MGT Err</li> <li>Replay TO</li> <li>Replay Rollover</li> <li>Bad DLLP</li> <li>Bad TLP (crc/seq#)</li> <li>Header Log Overflow<sup>(1)</sup></li> </ul>		Yes	lf enabled, a Correctable Error Message is sent.	

# AMD**7** XILINX

Table 3-40:	User-Indicated	Error	Signaling	(Cont'd)
-------------	----------------	-------	-----------	----------

User Reported Error	Internal Cause	AER Enabled	Action
of a or on upoynest	Poisoned TLP	No	None (considered an Advisory Non-Fatal Error).
cfg_err_cpl_unexpect	Poisoned TLP	Yes	If enabled, a Correctable Error Message is sent.
cfg_err_atomic_egress_	Deisened TLD	No	None (considered an Advisory Non-Fatal Error).
blocked	Poisoned TLP	Yes	If enabled, a Correctable Error Message is sent.
	RX: • Out-of-range ACK/	No	If enabled, a Fatal Error Message is sent.
cfg_err_malformed	NAK • Malformed TLP • Buffer Overflow • FC error	Yes	Depending on the AER Severity register, either a Non-Fatal or Fatal Error Message is sent.
	ECRC Error	No	If enabled, a Non-Fatal Error Message is sent.
cfg_err_mc_blocked		Yes	Depending on the AER Severity register, either a Non-Fatal or Fatal Error Message is sent.
cfg_err_poisoned	Poisoned TLP	No	None (considered an Advisory Non-Fatal Error).
cfg_err_no_recovery = 0		Yes	If enabled, a Correctable Error Message is sent.
cfg_err_poisoned	ECRC Error	No	If enabled, a Non-Fatal Error Message is sent.
&& cfg_err_no_recovery = 1		Yes	Depending on the AER Severity register, either a Non-Fatal or Fatal Error Message is sent.

#### Notes:

1. Only when AER is enabled.

# AMD**7** XILINX

			Error Qualifying Signal Status					
TLP Type		Unsupported Request (cfg_err_ur)	Completion Abort (cfg_err_cpl_ abort)	Correctable Error (cfg_err_ cor)	ECRC Error (cfg_err_ ecrc)	Unexpected Completion (cfg_err_cpl_ unexpect)	Value to Drive on (cfg_err_ posted)	Drive Data on (cfg_err_tlp_ cpl header[47:0])
σ	Memory Write	3	х	N/A	3	x	1	No
Receive	Memory Read	3	3	N/A	3	x	0	Yes
	I/O	3	3	N/A	3	Х	0	Yes
	Completion	Х	Х	N/A	3	3	1	No

#### Table 3-41: Possible Error Conditions for TLPs Received by the User Application

#### Notes:

1. A checkmark indicates a possible error condition for a given TLP type. For example, you can signal Unsupported Request or ECRC Error for a Memory Write TLP, if these errors are detected. An X indicates not a valid error condition for a given TLP type. For example, you should never signal Completion Abort in response to a Memory Write TLP.

Whenever an error is detected in a Non-Posted Request, the user application deasserts cfg\_err\_posted and provides header information on

cfg\_err\_tlp\_cpl\_header [47:0] during the same clock cycle the error is reported, as illustrated in Figure 3-63. The additional header information is necessary to construct the required Completion with non-Successful status. Additional information about when to assert or deassert cfg\_err\_posted is provided in the remainder of this section.


If an error is detected on a Posted Request, the user application instead asserts cfg\_err\_posted, but otherwise follows the same signaling protocol. This results in a Non-Fatal Message to be sent, if enabled (see Figure 3-64).

If several non-Posted errors are signaled on cfg\_err\_ur or cfg\_err\_cpl\_abort in a short amount of time, it is possible for the core to be unable to buffer them all. If that occurs, cfg\_err\_cpl\_rdy is deasserted and you must cease signaling those types of errors on the same cycle. You must not resume signaling those types of errors until cfg\_err\_cpl\_rdy is reasserted.

The ability of the core to generate error messages can be disabled by the Root Complex issuing a configuration write to the Endpoint core Device Control register and the PCI Command register setting the appropriate bits to 0. For more information about these registers, see Chapter 7 of the *PCI Express Base Specification* [Ref 2]. However, error-reporting status bits are always set in the Configuration Space whether or not their Messages are disabled.

If AER is enabled, the root complex has fine-grained control over the ability and types of error messages generated by the Endpoint core by setting the Severity and Mask Registers in the AER Capability Structure. For more information about these registers, see Chapter 7 of the *PCI Express Base Specification, rev. 2.1*.

# AMD7 XILINX








Figure 3-64: Signaling Unsupported Request for Posted TLP

# AMD**Z** XILINX




Figure 3-65: Signaling Locked Unsupported Request for Locked Non-Posted TLP

## **Completion Timeouts**

The core does not implement Completion timers; for this reason, the user application must track how long its pending Non-Posted Requests have each been waiting for a Completion and trigger timeouts on them accordingly. The core has no method of knowing when such a timeout has occurred, and for this reason does not filter out inbound Completions for expired requests.

If a request times out, the user application must assert cfg\_err\_cpl\_timeout, which causes an error message to be sent to the Root Complex. If a Completion is later received after a request times out, the user application must treat it as an Unexpected Completion.

### **Unexpected Completions**

The core automatically reports Unexpected Completions in response to inbound Completions whose Requestor ID is different than the Endpoint ID programmed in the Configuration Space. These completions are not passed to the user application. The current version of the core regards an Unexpected Completion to be an Advisory Non-Fatal Error (ANFE), and no message is sent.

### **Completer Abort**

If the user application is unable to transmit a normal Completion in response to a Non-Posted Request it receives, it must signal cfg\_err\_cpl\_abort. The cfg\_err\_posted signal can also be set to 1 simultaneously to indicate Non-Posted and the appropriate request information placed on cfg\_err\_tlp\_cpl\_header[47:0]. This sends a Completion with non-Successful status to the original Requester, but does not send an Error Message. When in Legacy mode if the cfg\_err\_locked signal is set to 0 (to indicate the transaction causing the error was a locked transaction), a Completion Locked



with Non-Successful status is sent. If the cfg\_err\_posted signal is set to 1 (to indicate a Posted transaction), no Completion is sent, but a Non-Fatal Error Message is sent (if enabled).

### **Unsupported Request**

If the user application receives an inbound Request it does not support or recognize, it must assert cfg\_err\_ur to signal an Unsupported Request. The cfg\_err\_posted signal must also be asserted or deasserted depending on whether the packet in question is a Posted or Non-Posted Request. If the packet is Posted, a Non-Fatal Error Message is sent out (if enabled); if the packet is Non-Posted, a Completion with a non-Successful status is sent to the original Requester. When in Legacy mode if the cfg\_err\_locked signal is set to 1 (to indicate the transaction causing the error was a locked transaction), a Completion Locked with Unsupported Request status is sent.

The Unsupported Request condition can occur for several reasons, including:

• An inbound Memory Write packet violates the programming model of the user application, for example, if the user application is allotted a 4 KB address space but only uses 3 KB, and the inbound packet addresses the unused portion.

*Note:* If this occurs on a Non-Posted Request, the user application should use cfg\_err\_cpl\_abort to flag the error.

• An inbound packet uses a packet Type not supported by the user application, for example, an I/O request to a memory-only device.

### ECRC Error

When enabled, the core automatically checks the ECRC field for validity. If an ECRC error is detected, the core responds by setting the appropriate status bits and an appropriate error message is sent, if enabled to do so in the configuration space.

If automatic ECRC checking is disabled, the user application can still signal an ECRC error by asserting cfg\_err\_ecrc. The user application should only assert cfg\_err\_ecrc if AER is disabled.

### **AER Requirements**

Whenever the user application signals an error using one of the cfg\_err\_\* inputs (for example, cfg\_err\_ecrc\_n), it must also log the header of the TLP that caused the error. The user application provides header information on cfg\_err\_aer\_headerlog[127:0] during the same clock cycle the error is reported. The user application must hold the header information until cfg\_err\_aer\_headerlog\_set is asserted.

cfg\_err\_aer\_headerlog\_set remains asserted until the Uncorrectable Error Status Register bit corresponding to the first error pointer is cleared (typically, through system software – see the *PCI Express Base Specification*, v2.1 [Ref 2]). If

cfg\_err\_aer\_headerlog\_set is already asserted, there is already a header logged. Figure 3-66 illustrates the operation for AER header logging.

# AMDA XILINX




Figure 3-66: AER Header Logging

### **Resizable BAR Implementation-Specific Information (Endpoint Only)**

The integrated block can support up to six resizable BARs; however, the BAR Index field of the Resizable BAR Capability Registers (0 through 5) must be in ascending order. For example, if Bar Index (0) is set to 4 (indicating it points to the BAR[4]), Bar Index (1) can be set to 5 and Bar Index (2 - 5) cannot be used and is disabled. In this example, if BAR[4] represents a 64-bit BAR (using BAR5 for the upper 32 bits), Bar Index(1) cannot be used.

When the Bar Size field of a Resizable BAR Capability is programmed, any value previously programmed in the corresponding BAR is cleared and the number of writable bits in that BAR is immediately changed to reflect the new size.

# **Error Detection**

The *PCI Express Base Specification* identifies a number of errors a PCIe port should check for, and a number of additional optional checks.

Most of the required checks (including several of the optional checks) are carried out by the integrated block. Some, however, need to be implemented. The integrated block performs checks on received TLPs only. You must perform all checks on transmit TLPs. Details of checks made by the integrated block or you are shown in Table 3-42. This table is organized broadly in line with the sections of the *PCI Express Base Specification* describing how these checks should be made.

Table 3-42:	Error Checking	g Summary
-------------	----------------	-----------

	PCI Express Specification Section		Where Check is Implemented
Checks Made Regarding TLPs with Data Payloads			
That the data payload of a TLP does not exceed Max_Payload_Size. Any TLP that violates this rule is a Malformed TLP.	2.2.2	Required	Integrated Block
That where a TLP includes data, the actual amount of data matches the value in the length field. Any TLP that violates this rule is a Malformed TLP.	2.2.2	Required	Integrated Block

	PCI Express Specification Section	Check is Required or Optional	Where Check is Implemented
Checks Made Regarding TLP Digests			
That the presence (or absence) of a digest correctly reflects the setting of the TD field. Any TLP that violates this rule is a Malformed TLP.	2.2.3	Required	Integrated Block
Checks Made Regarding First/Last DWORD Byte Enable (1 DWOR	RD = 32 bits)	1	
• That if length > 1 DWORD, then the first DWORD BE is not 0000	2.2.5	Optional	User
<ul> <li>That if length = 1 DWORD, then the last DWORD BE is 0000</li> </ul>			
• That if length > 1 DWORD, then the last DWORD BE is not 0000			
<ul> <li>That the BEs are not non-contiguous for packets ≥ 3DW in length or 2 DWORD packets that are not QWORD aligned</li> </ul>			
Any TLP that violates these rules is a Malformed TLP.			
Checks Made Regarding Memory, I/O, and Configuration Reques	ts	1	
That the tag field is the correct length for the current configuration. You must check the tag field for received and transmitted memory and I/O requests.	2.2.6.2	Optional	Integrated Block
That MWr requests do not specify an Address/Length combination that causes a Memory Space access to cross a 4 KB boundary. Any MWr request that violates this rule is treated as a Malformed TLP. For MRd requests, this optional check should be implemented in the FPGA logic, if desired.	2.2.7	Optional	Integrated Block
That I/O requests obey these restrictions:	2.2.7	Optional	Integrated
• TC[2:0] must be 000b			Block
• Attr[1:0] must be 00b			
• AT[1:0] must be 00b			
• Length[9:0] must be 00 0000 0001b			
• The last DW BE[3:0] must be 0000b			
Any I/O request that violates this rule is treated as a Malformed TLP.			
That configuration requests obey these restrictions:	2.2.7	Optional	Integrated
• TC[2:0] must be 000b			Block
• Attr[1:0] must be 00b			
• AT[1:0] must be 00b			
• Length[9:0] must be 00 0000 0001b			
• The last DW BE[3:0] must be 0000b			
Any configuration request that violates this rule is treated as a Malformed TLP.			
That configuration requests address a valid function number field.	7.3.2	Required	Integrated Block

	PCI Express Specification Section	Check is Required or Optional	Where Check is Implemented
Checks Made Regarding Message Requests			
That Assert_INTx/Deassert_INTx Messages are only issued by upstream Ports. Any Assert_INTx/Deassert_INTx Message that violates this rule is treated as a Malformed TLP.	2.2.8.1	Optional	Integrated Block
That Assert_INTx/Deassert_INTx Messages use TC0. Any Assert_INTx/ Deassert_INTx Message that violates this rule is treated as a Malformed TLP.	2.2.8.1	Required	Integrated Block
That Power Management Messages use TC0. Any PM Message that violates this rule is treated as a Malformed TLP.	2.2.8.2	Required	Integrated Block
That Error Signaling Messages use TC0. Any Error Signaling Message that violates this rule is treated as a Malformed TLP.	2.2.8.3	Required	Integrated Block
That Unlock Messages use TC0. Any Unlock Message that violates this rule is treated as a Malformed TLP.	2.2.8.4	Required	Integrated Block
That Set_Slot_Power_Limit Messages use TC0. Any Set_Slot_Power_Limit message that violates this rule is treated as a Malformed TLP.	2.2.8.5	Required	Integrated Block
Unsupported Type 0 Vendor-Defined Messages. Reported as unsupported requests.	2.2.8.6	Required	User
Note: Type 1 Vendor-Defined Messages should be ignored.			
Unsupported messages, that is, all messages other than:	2.2.8.6,	Required	User
<ul> <li>Supported Type 0 Vendor-Defined Messages (message code 01111110)</li> </ul>	2.2.8.7		
• Type 1 Vendor-Defined Messages (message code 0111111)			
<ul> <li>Ignored Messages (messages codes 01000000, 01000001, 01000011, 01000100, 01000101, 01000111, 01001000)</li> </ul>			
Reported as unsupported requests.			
That Latency Tolerance Reporting Messages use TCO. Any Latency Tolerance Reporting message that violates this rule is treated as a Malformed TLP.	2.2.8.8	Optional	User
The TLPs containing a TLP Prefix must have an underlying TLP Header. A TLP that violates this rule is treated as a Malformed TLP.	2.2.10	Optional	User
That in a TLPs containing a combinations of Local and End-End TLP Prefixes, all Local TLP Prefixes precede any End-End TLP Prefixes. Any TLP that violates this rule is treated as a Malformed TLP.	2.2.10	Optional	User
It is an error to receive a TLP with a Local TLP Prefix type not supported by the Receiver. If the Extended Fmt Field Supported bit is set, any TLP that violates this rule is treated as a Malformed TLP.	2.2.10.1	Optional	User
That the maximum number of End-End TLP Prefixes permitted in a TLP is 4. Any TLP that violates this rule is treated as a Malformed TLP.	2.2.10.2	Optional	User
It is an error to receive a TLP with End-End TLP Prefix by a Receiver that does not support End-End Prefixes. Any TLP that violates this rule is treated as a Malformed TLP.	2.2.10.2	Optional	User

	PCI Express Specification Section	Check is Required or Optional	Where Check is Implemented
Checks Made Regarding Handling of TLPs			
If the Extended Fmt Field Supported bit is set, Received TLPs that use encodings of Fmt and Type that are Reserved are treated as Malformed TLPs.	2.3	Optional	User
That TLPs with Fmt[2] clear and that use undefined Type field values are treated as Malformed TLPs.	2.3	Optional	User
That any received TLP passes the required and implemented optional checks on TLP formation. Any TLP that violates this rule is a malformed TLP. You must generate the appropriate completion TLP.	2.3	Required	Integrated Block
That Memory Read Request-Locked (MRdLk) requests do not include a payload. You must discard any MRdLk requests with payload and signal a malformed TLP.	2.3	Required	User
That a Completion with Data (CpID) has a 3DW header. Any CpID with a 4DW header must be discarded and a malformed TLP must be signaled.	2.3	Required	User
That an I/O request has a 3DW header. Any I/O request with a 4DW header must be discarded and a malformed TLP must be signaled.	2.2.7	Required	User
That the byte enable rules for received memory reads are followed. If not, TLP must be discarded and a malformed TLP must be signaled.	2.2.5	Required	User
Checks Made Regarding Request Handling			
Unsupported request types. Reported as an unsupported request. You must generate the appropriate completion TLP.	2.3.1	Required	Integrated Block
Requests that violate the programming model of the device. Reported as a completer abort. You must generate the appropriate completion TLP.	2.3.1	Optional	User
Requests that cannot be processed due to a device-specific error condition. Reported as a completer abort. You must generate the appropriate completion TLP.	2.3.1	Required	User
That completions do not include more data than permitted by the Max_Payload_Size. Any completion that violates this rule is treated as a Malformed TLP.	2.3.1.1	Required	Integrated Block
Violations of RCB. Any completion that violates the RCB rules is treated as a Malformed TLP.	2.3.1.1	Optional	User
Checks Made Regarding Completion Handling			
Unexpected completions.	2.3.2	Required	User
Completions with a status of request retry for requests other than configuration requests. Treated as a malformed TLP.	2.3.2	Optional	User
Completions with a completion status of unsupported request or completer abort. Reported through conventional PCI reporting mechanisms.	2.3.2	Required	User

	PCI Express Specification Section	Check is Required or Optional	Where Check is Implemented
Checks Made Regarding Virtual Channel Mechanism			
That requesters that do not support the VC capability structure only operate on TC0. Received requests on TC1-TC7 must be handled normally (without error) and completions must be returned on the same TC in which the request was received.	2.5	Optional	User
That the TC associated with each TLP is mapped to an enabled VC at an Ingress Port. Any TLP that violates this rule is treated as a Malformed TLP.	2.5.3	Required	Integrated Block
Checks Made Regarding Flow Control		•	
That the initial FC value is greater than or equal to the minimum advertisement. Reported as a flow control protocol error. Requires knowledge of the device and the Max Payload Size setting at the far end of the link.	2.6.1	Optional	User
That no receiver ever cumulatively issues more than 2047 outstanding unused data credits or 127 outstanding unused header credits. Reported as a flow control protocol error.	2.6.1	Optional	Integrated Block
That if infinite credits are advertised during initialization, all updates must also be infinite. Reported as a flow control protocol error. This also applies where just a header or just the data has been advertised as infinite.	2.6.1	Optional	Integrated Block
That the VC used by a TLP has been enabled. Any TLP that violates this rule is treated as a Malformed TLP.	2.6.1	Required	Integrated Block
Receiver Overflow. The <i>PCI Express Base Specification</i> defines this as happening where the number of TLPs exceeds CREDITS_ALLOCATED.	2.6.1.2	Optional	Integrated Block
That Update FCPs are scheduled for transmission at the specified interval.	2.6.1.2	Optional	Integrated Block
Checks Made Regarding Data Integrity			
Integrity of TD bit in messages received and forwarded by switches. Any failed ECRC checks are reported.	2.7.1	Required	Integrated Block <sup>(1)</sup>
Receipt of a Poisoned TLP.	2.7.2.2	Required	User
Checks Made Regarding Completion Timeout			
That the completion timeout timer does not expire in less than 50 $\mu$ s but must expire if a request is not completed in 50 ms.	2.8	Required	User
Checks Made Regarding LCRC and Sequence Number (TLP Transi	mitter)		
REPLAY_NUM rolling over from 11b to 00b. Causes the Transmitter to: (a) report an error; (b) signal the Physical Layer to retrain the Link.	3.5.2.1	Required	Integrated Block
Retry buffer containing TLPs for which no Ack or Nak DLLP has been received for a period exceeding specified maximum time. Causes the Transmitter to: (a) report an error; (b) initiate a replay.	3.5.2.1	Required	Integrated Block

	PCI Express Specification Section	Check is Required or Optional	Where Check is Implemented
Value in the CRC field of all received DLLPs compared with calculated result. If not equal: (a) the DLLP is discarded as corrupt; (b) an error is reported.	3.5.2.1	Required	Integrated Block
Sequence Number specified by the AckNak_Seq_Num compared with that of unacknowledged TLPs and value in ACKD_SEQ. If no match found: (a) the DLLP is discarded; (b) a DLLP error is reported.	3.5.2.1	Required	Integrated Block
Checks Made Regarding LCRC and Sequence Number (TLP Received)	ver)		
LCRC field of the received TLP compared with calculated result. If not equal: (a) the TLP is discarded as corrupt; (b) an error is reported.	3.5.3.1	Required	Integrated Block
LCRC field of the received TLP compared with logical NOT of calculated result if TLP end framing symbol is EDB. LCRC does not match logical NOT of the calculated value: (a) the TLP is discarded as corrupt; (b) an error is reported.	3.5.3.1	Required	Integrated Block
TLP Sequence Number compared with expected value stored in NEXT_RCV_SEQ. If not equal, an error is reported.	3.5.3.1	Required	Integrated Block
Checks Resulting in Receiver Errors			
Validity of received 8B/10B symbols bearing in mind the running disparity. Errors reported as Receiver Errors.	4.2.1.3	Required	Integrated Block
Framing Errors, Loss of Symbol Lock, Lane Deskew Errors, and Elasticity Buffer Overflow/Underflow. Errors reported as Receiver Errors.	4.2.2.1	Optional	User

#### Notes:

1. The integrated block checks the ECRC depending on the customizable ECRC check setting.

# **Power Management**

The core supports these power management modes:

- Active State Power Management (ASPM)
- Programmed Power Management (PPM)

Implementing these power management functions as part of the PCI Express design enables the PCI Express hierarchy to seamlessly exchange power-management messages to save system power. All power management message identification functions are implemented. The subsections in this section describe the user logic definition to support the above modes of power management.

For additional information on ASPM and PPM implementation, see the PCI Express Base Specification [Ref 2].



# Active State Power Management

The Active State Power Management (ASPM) functionality is autonomous and transparent from a user-logic function perspective. The core supports the conditions required for ASPM. The integrated block supports ASPM L0s.

## **Programmed Power Management**

To achieve considerable power savings on the PCI Express hierarchy tree, the core supports these link states of Programmed Power Management (PPM):

- L0: Active State (data exchange state)
- L1: Higher Latency, lower power standby state
- L3: Link Off State

The Programmed Power Management Protocol is initiated by the Downstream Component/ Upstream Port.

#### **PPM LO State**

The LO state represents *normal* operation and is transparent to the user logic. The core reaches the LO (active state) after a successful initialization and training of the PCI Express Link(s) as per the protocol.

#### PPM L1 State

These steps outline the transition of the core to the PPM L1 state:

- 1. The transition to a lower power PPM L1 state is always initiated by an upstream device, by programming the PCI Express device power state to D3-hot (or to D1 or D2 if they are supported).
- 2. The device power state is communicated to the user logic through the cfg\_pmcsr\_powerstate[1:0] output.
- 3. The core then throttles/stalls the user logic from initiating any new transactions on the user interface by deasserting s\_axis\_tx\_tready. Any pending transactions on the user interface are, however, accepted fully and can be completed later.

There are two exceptions to this rule:

- The core is configured as an Endpoint and the User Configuration Space is enabled. In this situation, you must refrain from sending new Request TLPs if cfg\_pmcsr\_powerstate[1:0] indicates non-D0, but you can return Completions to Configuration transactions targeting User Configuration space.
- The core is configured as a Root Port. To be compliant in this situation, refrain from sending new Requests if cfg\_pmcsr\_powerstate[1:0] indicates non-D0.



- 4. The core exchanges appropriate power management DLLPs with its link partner to successfully transition the link to a lower power PPM L1 state. This action is transparent to the user logic.
- 5. All user transactions are stalled for the duration of time when the device power state is non-D0, with the exceptions indicated in step 3.

**Note:** The user logic, after identifying the device power state as non-D0, can initiate a request through the cfg\_pm\_wake to the upstream link partner to configure the device back to the D0 power state. If the upstream link partner has not configured the device to allow the generation of PM\_PME messages (cfg\_pmcsr\_pme\_en = 0), the assertion of cfg\_pm\_wake is ignored by the core.

### PPM L3 State

These steps outline the transition of the Endpoint for PCI Express to the PPM L3 state:

- 1. The core negotiates a transition to the L23 Ready Link State upon receiving a PME\_Turn\_Off message from the upstream link partner.
- 2. Upon receiving a PME\_Turn\_Off message, the core initiates a handshake with the user logic through cfg\_to\_turnoff (see Table 3-43) and expects a cfg\_turnoff\_ok back from the user logic.
- 3. A successful handshake results in a transmission of the Power Management Turn-off Acknowledge (PME-turnoff\_ack) Message by the core to its upstream link partner.
- 4. The core closes all its interfaces, disables the Physical/Data-Link/Transaction layers and is ready for *removal* of power to the core.

There are two exceptions to this rule:

- The core is configured as an Endpoint and the User Configuration Space is enabled. In this situation, refrain from sending new Request TLPs if cfg\_pmcsr\_powerstate[1:0] indicates non-D0, but you can return Completions to Configuration transactions targeting User Configuration space.
- The core is configured as a Root Port. To be compliant in this situation, refrain from sending new Requests if cfg\_pmcsr\_powerstate[1:0] indicates non-D0.

#### Table 3-43: Power Management Handshaking Signals


Port Name	Direction	Description
cfg_to_turnoff	Output	Asserted if a power-down request TLP is received from the upstream device. After assertion, cfg_to_turnoff remains asserted until the user application asserts cfg_turnoff_ok.
cfg_turnoff_ok	Input	Asserted by the user application when it is safe to power down.

Power-down negotiation follows these steps:

1. Before power and clock are turned off, the Root Complex or the Hot-Plug controller in a downstream switch issues a PME\_Turn\_Off broadcast message.



- 2. When the core receives this TLP, it asserts cfg\_to\_turnoff to the user application and starts polling the cfg\_turnoff\_ok input.
- 3. When the user application detects the assertion of cfg\_to\_turnoff, it must complete any packet in progress and stop generating any new packets. After the user application is ready to be turned off, it asserts cfg\_turnoff\_ok to the core. After assertion of cfg\_turnoff\_ok, the user application has committed to being turned off.
- 4. The core sends a PME\_TO\_Ack when it detects assertion of cfg\_turnoff\_ok, as displayed in Figure 3-67 (64-bit).



# **Generating Interrupt Requests**

*Note:* This section is only applicable to the Endpoint Configuration of the 7 Series FPGAs Integrated Block for PCI Express core.

The core supports sending interrupt requests as either legacy, Message MSI, or MSI-X interrupts. The mode is programmed using the MSI Enable bit in the Message Control Register of the MSI Capability Structure and the MSI-X Enable bit in the MSI-X Message Control Register of the MSI-X Capability Structure. For more information on the MSI and MSI-X capability structures, see section 6.8 of the *PCI Local Base Specification v3.0* [Ref 2].

The state of the MSI Enable and MSI-X Enabled bits are reflected by the cfg\_interrupt\_msienable and cfg\_interrupt\_msixeable outputs, respectively. Table 3-44 describes the Interrupt Mode the device has been programmed to, based on the cfg\_interrupt\_msienable and cfg\_interrupt\_msixenable outputs of the core.



#### Table 3-44:Interrupt Modes

	cfg_interrupt_msixenable=0	cfg_interrupt_msixenable=1
cfg_interrupt_ msienable=0	Legacy Interrupt (INTx) mode. The cfg_interrupt interface only sends INTx messages.	MSI-X mode. You must generate MSI-X interrupts by composing MWr TLPs on the transmit AXI4-Stream interface; Do not use the cfg_interrupt interface.
material de la comparación de		The cfg_interrupt interface is active and sends INTx messages, but refrain from doing so.
ofa interrupt	MSI mode. The cfg_interrupt interface only sends MSI interrupts (MWr TLPs).	Undefined. System software is not supposed to permit this.
cfg_interrupt_ msienable=1		However, the cfg_interrupt interface is active and sends MSI interrupts (MWr TLPs) if you choose to do so.

The MSI Enable bit in the MSI control register, the MSI-X Enable bit in the MSI-X Control Register, and the Interrupt Disable bit in the PCI Command register are programmed by the Root Complex. The user application has no direct control over these bits.

The Internal Interrupt Controller in the core only generates Legacy Interrupts and MSI Interrupts. MSI-X Interrupts need to be generated by the user application and presented on the transmit AXI4-Stream interface. The status of cfg\_interrupt\_msienable determines the type of interrupt generated by the internal Interrupt Controller:

If the MSI Enable bit is set to a 1, then the core generates MSI requests by sending Memory Write TLPs. If the MSI Enable bit is set to 0, the core generates legacy interrupt messages as long as the Interrupt Disable bit in the PCI Command Register is set to 0:

- cfg\_command[10] = 0: INTx interrupts enabled
- cfg\_command[10] = 1: INTx interrupts disabled (request are blocked by the core)
- cfg\_interrupt\_msienable = 0: Legacy Interrupt
- cfg\_interrupt\_msienable = 1: MSI

Regardless of the interrupt type used (Legacy or MSI), initiate interrupt requests through cfg\_interrupt and cfg\_interrupt\_rdy as shown in Table 3-45.

Table 3-45: Interrupt Signaling

Port Name	Direction	Description
cfg_interrupt	Input	Assert to request an interrupt. Leave asserted until the interrupt is serviced.
cfg_interrupt_rdy	Output	Asserted when the core accepts the signaled interrupt request.

The user application requests interrupt service in one of two ways, each of which are described next.

# AMDA XILINX

# Legacy Interrupt Mode

- As shown in Figure 3-68, the user application first asserts cfg\_interrupt and cfg\_interrupt\_assert to assert the interrupt. The user application should select a specific interrupt (INTA) using cfg\_interrupt\_di[7:0] as shown in Table 3-46.
- The core then asserts cfg\_interrupt\_rdy to indicate the interrupt has been accepted. On the following clock cycle, the user application deasserts cfg\_interrupt and, if the Interrupt Disable bit in the PCI Command register is set to 0, the core sends an assert interrupt message (Assert\_INTA).
- After the user application has determined that the interrupt has been serviced, it asserts cfg\_interrupt while deasserting cfg\_interrupt\_assert to deassert the interrupt. The appropriate interrupt must be indicated by cfg\_interrupt\_di[7:0].
- The core then asserts cfg\_interrupt\_rdy to indicate the interrupt deassertion has been accepted. On the following clock cycle, the user application deasserts cfg\_interrupt and the core sends a deassert interrupt message (Deassert\_INTA).




Figure 3-68: Requesting Interrupt Service: MSI and Legacy Mode

Tuble 5-40. Legacy Interrupt Mapping	Table 3-46:	Legacy Interrupt Mapping	
--------------------------------------	-------------	--------------------------	--

cfg_interrupt_di[7:0] value	Legacy Interrupt
00h	INTA
01h - FFh	Not Supported

# MSI Mode

• As shown in Figure 3-68, the user application first asserts cfg\_interrupt. Additionally the user application supplies a value on cfg\_interrupt\_di[7:0] if Multi-Vector MSI is enabled.



• The core asserts cfg\_interrupt\_rdy to signal that the interrupt has been accepted and the core sends a MSI Memory Write TLP. On the following clock cycle, the user application deasserts cfg\_interrupt if no further interrupts are to be sent.

The MSI request is either a 32-bit addressable Memory Write TLP or a 64-bit addressable Memory Write TLP. The address is taken from the Message Address and Message Upper Address fields of the MSI Capability Structure, while the payload is taken from the Message Data field. These values are programmed by the system software through configuration writes to the MSI Capability structure. When the core is configured for Multi-Vector MSI, system software can permit Multi-Vector MSI messages by programming a non-zero value to the Multiple Message Enable field.

The type of MSI TLP sent (32-bit addressable or 64-bit addressable) depends on the value of the Upper Address field in the MSI capability structure. By default, MSI messages are sent as 32-bit addressable Memory Write TLPs. MSI messages use 64-bit addressable Memory Write TLPs only if the system software programs a non-zero value into the Upper Address register.

When Multi-Vector MSI messages are enabled, the user application can override one or more of the lower-order bits in the Message Data field of each transmitted MSI TLP to differentiate between the various MSI messages sent upstream. The number of lower-order bits in the Message Data field available to the user application is determined by the lesser of the value of the Multiple Message Capable field, as set in the Vivado IDE, and the Multiple Message Enable field, as set by system software and available as the cfg\_interrupt\_mmenable[2:0] core output. The core masks any bits in cfg\_interrupt\_di[7:0] which are not configured by the system software through Multiple Message Enable.

This pseudo code shows the processing required:

```
// Value MSI_Vector_Num must be in range: 0 ≤ MSI_Vector_Num ≤
(2^cfg_interrupt_mmenable) -1
if (cfg_interrupt_mmenable) { // MSI Enabled
    if (cfg_interrupt_mmenable > 0) { // Multi-Vector MSI Enabled
      cfg_interrupt_di[7:0] = {Padding_0s, MSI_Vector_Num};
    } else { // Single-Vector MSI Enabled
      cfg_interrupt_di[7:0] = Padding_0s;
    }
} else { // Legacy Interrupts Enabled
}
```

For example:

1. If cfg\_interrupt\_mmenable[2:0] == 000b, that is, 1 MSI Vector Enabled, then cfg\_interrupt\_di[7:0] = 00h;



2. if cfg\_interrupt\_mmenable[2:0] == 101b, that is, 32 MSI Vectors Enabled, then cfg\_interrupt\_di[7:0] = {{000b}, {MSI\_Vector#}};

where MSI\_Vector# is a 5-bit value and is allowed to be 00000b ≤ MSI\_Vector# ≤ 11111b.

If Per-Vector Masking is enabled, you must first verify that the vector being signaled is not masked in the Mask register. This is done by reading this register on the Configuration interface (the core does not look at the Mask register).

# MSI-X Mode

The core optionally supports the MSI-X Capability Structure. The MSI-X vector table and the MSI-X Pending Bit Array need to be implemented as part of your logic, by claiming a BAR aperture.

If the cfg\_interrupt\_msixenable output of the core is asserted, the user application should compose and present the MSI-X interrupts on the transmit AXI4-Stream interface.

# Link Training: 2-Lane, 4-Lane, and 8-Lane Components


The 2-lane, 4-lane, and 8-lane core can operate at less than the maximum lane width as required by the *PCI Express Base Specification* [Ref 2]. Two cases cause core to operate at less than its specified maximum lane width, as defined in these subsections.

# Link Partner Supports Fewer Lanes

When the 2-lane core is connected to a device that implements only 1 lane, the 2-lane core trains and operates as a 1-lane device using lane 0.

When the 4-lane core is connected to a device that implements 1 lane, the 4-lane core trains and operates as a 1-lane device using lane 0, as shown in Figure 3-69. Similarly, if the 4-lane core is connected to a 2-lane device, the core trains and operates as a 2-lane device using lanes 0 and 1.

When the 8-lane core is connected to a device that only implements 4 lanes, it trains and operates as a 4-lane device using lanes 0-3. Additionally, if the connected device only implements 1 or 2 lanes, the 8-lane core trains and operates as a 1- or 2-lane device.



*Figure 3-69:* Scaling of 4-Lane Endpoint Block from 4-Lane to 1-Lane Operation

# Lane Becomes Faulty

If a link becomes faulty after training to the maximum lane width supported by the core and the link partner device, the core attempts to recover and train to a lower lane width, if available. If lane 0 becomes faulty, the link is irrecoverably lost. If any or all of lanes 1–7 become faulty, the link goes into *recovery* and attempts to recover the largest viable link with whichever lanes are still operational.

For example, when using the 8-lane core, loss of lane 1 yields a recovery to 1-lane operation on lane 0, whereas the loss of lane 6 yields a recovery to 4-lane operation on lanes 0-3. After recovery occurs, if the failed lane(s) becomes *alive* again, the core does not attempt to recover to a wider link width. The only way a wider link width can occur is if the link actually goes down and it attempts to retrain from scratch.

The user\_clk\_out clock output is a fixed frequency configured in the Vivado IDE. user\_clk\_out does not shift frequencies in case of link recovery or training down.

# Lane Reversal

The integrated block supports limited lane reversal capabilities and therefore provides flexibility in the design of the board for the link partner. The link partner can choose to lay out the board with reversed lane numbers and the integrated block continues to link train successfully and operate normally. The configurations that have lane reversal support are x8, x4 (excluding downshift modes), and x2. Downshift refers to the link width negotiation process that occurs when link partners have different lane width capabilities advertised. As a result of lane width negotiation, the link partners negotiate down to the smaller of the two advertised lane widths. Table 3-47 describes the several possible combinations including downshift modes and availability of lane reversal support.



Endpoint Block Advertised	Negotiated Lane	Lane Number Mapping (Endpoint Link Partner)		Lane Reversal
Lane Width	Width	Endpoint	Link Partner	Supported
x8	x8	Lane 0 Lane 7	Lane 7 Lane 0	Yes
x8	x4	Lane 0 Lane 3	Lane 7 Lane 4	No <sup>(1)</sup>
x8	x2	Lane 0 Lane 3	Lane 7 Lane 6	No <sup>(1)</sup>
x4	x4	Lane 0 Lane 3	Lane 3 Lane 0	Yes
x4	x2	Lane 0 Lane 1	Lane 3 Lane 2	No <sup>(1)</sup>
x2	x2	Lane 0 Lane 1	Lane 1 Lane 0	Yes
x2	x1	Lane 0 Lane 1	Lane 1	No <sup>(1)</sup>

#### Table 3-47: Lane Reversal Support

#### Notes:

1. When the lanes are reversed in the board layout and a downshift adapter card is inserted between the Endpoint and link partner, Lane 0 of the link partner remains unconnected (as shown by the lane mapping in Table 3-47) and therefore does not link train.

2. Lane Reversal is also supported for the integrated block configured as a Root Port.

# Using the Dynamic Reconfiguration Port Interface

The Dynamic Reconfiguration Port (DRP) interface allows read and write access to the FPGA configuration memory bits of the integrated block instantiated as part of the core. These configuration memory bits are represented as attributes of the PCIE\_2\_1 library element.

The DRP interface is a standard interface found on many integrated IP blocks in Xilinx devices. For detailed information about how the DRP interface works with the FPGA configuration memory, see the *7 Series FPGAs Configuration User Guide* (UG470) [Ref 7].

## Writing and Reading the DRP Interface

The interface is a processor-friendly synchronous interface with an address bus  $(drp_addr)$  and separated data buses for reading  $(drp_do)$  and writing  $(drp_di)$  configuration data to the PCIE\_2\_1 block. An enable signal  $(drp_en)$ , a read/write signal  $(drp_we)$ , and a ready/valid signal  $(drp_rdy)$  are the control signals that implement read and write operations, indicate operation completion, or indicate the availability of data. Figure 3-70 shows a write cycle, and Figure 3-71 shows a read cycle.

# amd**a** Xilinx




Figure 3-71: DRP Interface Read Cycle

## Other Considerations for the DRP Interface

Updating attribute values through the DRP port is only supported while the core is in reset with sys\_rst\_n asserted. Behavior of the core is undefined if attributes are updated on-the-fly with sys\_rst\_n deasserted. Reading attributes through the DRP port is independent of sys\_rst\_n.

Attributes larger than 16 bits span two drp\_daddr addresses, for example BAR0[31:0] requires two accesses to read or write the attribute. Additionally, some attributes share a single drp\_daddr address. Use a read-modify-write approach so that shared-address attributes are not modified unintentionally.

There are many attributes that should not be modified through DRP, because these attributes need to be set in an aligned manner with the rest of the design. For example, changing the memory latency attributes on the PCIE\_2\_1 block without changing the actual number of pipeline registers attached to the block RAM causes a functional failure. These attributes are included in this category:

- DEV\_CAP\_MAX\_PAYLOAD\_SUPPORTED
- VC0\_TX\_LASTPACKET

# AMDA XILINX

- TL\_TX\_RAM\_RADDR\_LATENCY
- TL\_TX\_RAM\_RDATA\_LATENCY
- TL\_TX\_RAM\_WRITE\_LATENCY
- VC0\_RX\_LIMIT
- TL\_RX\_RAM\_RADDR\_LATENCY
- TL\_RX\_RAM\_RDATA\_LATENCY
- TL\_RX\_RAM\_WRITE\_LATENCY

#### **DRP Address Map**

Table 3-48 defines the DRP address map for the PCIE\_2\_1 library element attributes. Some attributes span two addresses, for example, BAR0. In addition, some addresses contain multiple attributes; for example, address 0x004 contains both AER\_CAP\_NEXTPTR[11:0] and AER\_CAP\_ON.

Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
AER_CAP_ECRC_CHECK_CAPABLE	0x000	[0]
AER_CAP_ECRC_GEN_CAPABLE	0x000	[1]
AER_CAP_ID[15:0]	0x001	[15:0]
AER_CAP_PERMIT_ROOTERR_UPDATE	0x002	[0]
AER_CAP_VERSION[3:0]	0x001	[4:1]
AER_BASE_PTR[11:0]	0x003	[11:0]
AER_CAP_NEXTPTR[11:0]	0x004	[11:0]
AER_CAP_ON	0x004	[12]
AER_CAP_OPTIONAL_ERR_SUPPORT[15:0]	0x005	[15:0]
AER_CAP_OPTIONAL_ERR_SUPPORT[23:16]	0x006	[7:0]
AER_CAP_MULTIHEADER	0x006	[8]
BAR0[15:0]	0x007	[15:0]
BAR0[31:16]	0x008	[15:0]
BAR1[15:0]	0x009	[15:0]
BAR1[31:16]	0x00a	[15:0]
BAR2[15:0]	0x00b	[15:0]
BAR2[31:16]	0x00c	[15:0]
BAR3[15:0]	0x00d	[15:0]
BAR3[31:16]	0x00e	[15:0]

Table 3-48: DRP Address Map for PCIE\_2\_1 Library Element Attributes



Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
BAR4[15:0]	0x00f	[15:0]
BAR4[31:16]	0x010	[15:0]
BAR5[15:0]	0x011	[15:0]
BAR5[31:16]	0x012	[15:0]
EXPANSION_ROM[15:0]	0x013	[15:0]
EXPANSION_ROM[31:16]	0x014	[15:0]
CAPABILITIES_PTR[7:0]	0x015	[7:0]
CARDBUS_CIS_POINTER[15:0]	0x016	[15:0]
CARDBUS_CIS_POINTER[31:16]	0x017	[15:0]
CLASS_CODE[15:0]	0x018	[15:0]
CLASS_CODE[23:16]	0x019	[7:0]
CMD_INTX_IMPLEMENTED	0x019	[8]
CPL_TIMEOUT_DISABLE_SUPPORTED	0x019	[9]
CPL_TIMEOUT_RANGES_SUPPORTED[3:0]	0x019	[13:10]
DEV_CAP2_ARI_FORWARDING_SUPPORTED	0x019	[14]
DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED	0x019	[15]
DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED	0x01a	[0]
DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED	0x01a	[1]
DEV_CAP2_CAS128_COMPLETER_SUPPORTED	0x01a	[2]
DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING	0x01a	[3]
DEV_CAP2_LTR_MECHANISM_SUPPORTED	0x01a	[4]
DEV_CAP2_TPH_COMPLETER_SUPPORTED[1:0]	0x01a	[6:5]
DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED	0x01a	[7]
DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED	0x01a	[8]
DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[1:0]	0x01a	[10:9]
ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED	0x01a	[11]
DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE	0x01a	[12]
DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE	0x01a	[13]
DEV_CAP_ENDPOINT_LOS_LATENCY[2:0]	0x01b	[2:0]
DEV_CAP_ENDPOINT_L1_LATENCY[2:0]	0x01b	[5:3]
DEV_CAP_EXT_TAG_SUPPORTED	0x01b	[6]
DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE	0x01b	[7]
DEV_CAP_MAX_PAYLOAD_SUPPORTED[2:0]	0x01b	[10:8]

Table 3-18.	DRP Address Map fo	PCIE 2 1 Library	Floment Attributes	(Cont'd)
10018 5-40.	DRF Auuress wap to		y clement Attributes	

Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1:0]	0x01b	[12:11]
DEV_CAP_ROLE_BASED_ERROR	0x01b	[13]
DEV_CAP_RSVD_14_12[2:0]	0x01c	[2:0]
DEV_CAP_RSVD_17_16[1:0]	0x01c	[4:3]
DEV_CAP_RSVD_31_29[2:0]	0x01c	[7:5]
DEV_CONTROL_AUX_POWER_SUPPORTED	0x01c	[8]
DEV_CONTROL_EXT_TAG_DEFAULT	0x01c	[9]
DSN_BASE_PTR[11:0]	0x01d	[11:0]
DSN_CAP_ID[15:0]	0x01e	[15:0]
DSN_CAP_NEXTPTR[11:0]	0x01f	[11:0]
DSN_CAP_ON	0x01f	[12]
DSN_CAP_VERSION[3:0]	0x020	[3:0]
EXT_CFG_CAP_PTR[5:0]	0x020	[9:4]
EXT_CFG_XP_CAP_PTR[9:0]	0x021	[9:0]
HEADER_TYPE[7:0]	0x022	[7:0]
INTERRUPT_PIN[7:0]	0x022	[15:8]
INTERRUPT_STAT_AUTO	0x023	[0]
IS_SWITCH	0x023	[1]
LAST_CONFIG_DWORD[9:0]	0x023	[11:2]
LINK_CAP_ASPM_SUPPORT[1:0]	0x023	[13:12]
LINK_CAP_CLOCK_POWER_MANAGEMENT	0x023	[14]
LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP	0x023	[15]
LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2:0]	0x024	[2:0]
LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2:0]	0x024	[5:3]
LINK_CAP_LOS_EXIT_LATENCY_GEN1[2:0]	0x024	[8:6]
LINK_CAP_LOS_EXIT_LATENCY_GEN2[2:0]	0x024	[11:9]
LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2:0]	0x024	[14:12]
LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2:0]	0x025	[2:0]
LINK_CAP_L1_EXIT_LATENCY_GEN1[2:0]	0x025	[5:3]
LINK_CAP_L1_EXIT_LATENCY_GEN2[2:0]	0x025	[8:6]
LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP	0x025	[9]
LINK_CAP_MAX_LINK_SPEED[3:0]	0x025	[13:10]
LINK_CAP_ASPM_OPTIONALITY	0x025	[14]

Table 2 10.	DPD Address Man for DCIE	2 1 Librar	v Elamont Attributos (Cont'd)
TUDIE 5-40.	DRP Address wap for PCIE	_Z_I LIDIAN	y Element Attributes (Cont'd)

Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
LINK_CAP_RSVD_23	0x025	[15]
LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE	0x026	[0]
LINK_CONTROL_RCB	0x026	[1]
LINK_CTRL2_DEEMPHASIS	0x026	[2]
LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE	0x026	[3]
LINK_CTRL2_TARGET_LINK_SPEED[3:0]	0x026	[7:4]
LINK_STATUS_SLOT_CLOCK_CONFIG	0x026	[8]
MPS_FORCE	0x026	[9]
MSI_BASE_PTR[7:0]	0x027	[7:0]
MSI_CAP_64_BIT_ADDR_CAPABLE	0x027	[8]
MSI_CAP_ID[7:0]	0x028	[7:0]
MSI_CAP_MULTIMSG_EXTENSION	0x028	[8]
MSI_CAP_MULTIMSGCAP[2:0]	0x028	[11:9]
MSI_CAP_NEXTPTR[7:0]	0x029	[7:0]
MSI_CAP_ON	0x029	[8]
MSI_CAP_PER_VECTOR_MASKING_CAPABLE	0x029	[9]
MSIX_BASE_PTR[7:0]	0x02a	[7:0]
MSIX_CAP_ID[7:0]	0x02a	[15:8]
MSIX_CAP_NEXTPTR[7:0]	0x02b	[7:0]
MSIX_CAP_ON	0x02b	[8]
MSIX_CAP_PBA_BIR[2:0]	0x02b	[11:9]
MSIX_CAP_PBA_OFFSET[15:0]	0x02c	[15:0]
MSIX_CAP_PBA_OFFSET[28:16]	0x02d	[12:0]
MSIX_CAP_TABLE_BIR[2:0]	0x02d	[15:13]
MSIX_CAP_TABLE_OFFSET[15:0]	0x02e	[15:0]
MSIX_CAP_TABLE_OFFSET[28:16]	0x02f	[12:0]
MSIX_CAP_TABLE_SIZE[10:0]	0x030	[10:0]
PCIE_BASE_PTR[7:0]	0x031	[7:0]
PCIE_CAP_CAPABILITY_ID[7:0]	0x031	[15:8]
PCIE_CAP_CAPABILITY_VERSION[3:0]	0x032	[3:0]
PCIE_CAP_DEVICE_PORT_TYPE[3:0]	0x032	[7:4]
PCIE_CAP_NEXTPTR[7:0]	0x032	[15:8]
PCIE_CAP_ON	0x033	[0]

Table 3-48:	DRP Address Map for PCIE_2_1 Library Element Attributes (Cont'd)	
-------------	--	--





Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
PCIE_CAP_RSVD_15_14[1:0]	0x033	[2:1]
PCIE_CAP_SLOT_IMPLEMENTED	0x033	[3]
PCIE_REVISION[3:0]	0x033	[7:4]
PM_BASE_PTR[7:0]	0x033	[15:8]
PM_CAP_AUXCURRENT[2:0]	0x034	[2:0]
PM_CAP_D1SUPPORT	0x034	[3]
PM_CAP_D2SUPPORT	0x034	[4]
PM_CAP_DSI	0x034	[5]
PM_CAP_ID[7:0]	0x034	[13:6]
PM_CAP_NEXTPTR[7:0]	0x035	[7:0]
PM_CAP_ON	0x035	[8]
PM_CAP_PME_CLOCK	0x035	[9]
PM_CAP_PMESUPPORT[4:0]	0x035	[14:10]
PM_CAP_RSVD_04	0x035	[15]
PM_CAP_VERSION[2:0]	0x036	[2:0]
PM_CSR_B2B3	0x036	[3]
PM_CSR_BPCCEN	0x036	[4]
PM_CSR_NOSOFTRST	0x036	[5]
PM_DATA_SCALE0[1:0]	0x036	[7:6]
PM_DATA_SCALE1[1:0]	0x036	[9:8]
PM_DATA_SCALE2[1:0]	0x036	[11:10]
PM_DATA_SCALE3[1:0]	0x036	[13:12]
PM_DATA_SCALE4[1:0]	0x036	[15:14]
PM_DATA_SCALE5[1:0]	0x037	[1:0]
PM_DATA_SCALE6[1:0]	0x037	[3:2]
PM_DATA_SCALE7[1:0]	0x037	[5:4]
PM_DATA0[7:0]	0x037	[13:6]
PM_DATA1[7:0]	0x038	[7:0]
PM_DATA2[7:0]	0x038	[15:8]
PM_DATA3[7:0]	0x039	[7:0]
PM_DATA4[7:0]	0x039	[15:8]
PM_DATA5[7:0]	0x03a	[7:0]
PM_DATA6[7:0]	0x03a	[15:8]

Table 3-48:	DRP Address Map for PCIE	2 1 Library	v Element Attributes	(Cont'd)
10010 0 10.			y Element / ((()) outes	



Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
PM_DATA7[7:0]	0x03b	[7:0]
RBAR_BASE_PTR[11:0]	0x03c	[11:0]
RBAR_CAP_NEXTPTR[11:0]	0x03d	[11:0]
RBAR_CAP_ON	0x03d	[12]
RBAR_CAP_ID[15:0]	0x03e	[15:0]
RBAR_CAP_VERSION[3:0]	0x03f	[3:0]
RBAR_NUM[2:0]	0x03f	[6:4]
RBAR_CAP_SUP0[15:0]	0x040	[15:0]
RBAR_CAP_SUP0[31:16]	0x041	[15:0]
RBAR_CAP_SUP1[15:0]	0x042	[15:0]
RBAR_CAP_SUP1[31:16]	0x043	[15:0]
RBAR_CAP_SUP2[15:0]	0x044	[15:0]
RBAR_CAP_SUP2[31:16]	0x045	[15:0]
RBAR_CAP_SUP3[15:0]	0x046	[15:0]
RBAR_CAP_SUP3[31:16]	0x047	[15:0]
RBAR_CAP_SUP4[15:0]	0x048	[15:0]
RBAR_CAP_SUP4[31:16]	0x049	[15:0]
RBAR_CAP_SUP5[15:0]	0x04a	[15:0]
RBAR_CAP_SUP5[31:16]	0x04b	[15:0]
RBAR_CAP_INDEX0[2:0]	0x04c	[2:0]
RBAR_CAP_INDEX1[2:0]	0x04c	[5:3]
RBAR_CAP_INDEX2[2:0]	0x04c	[8:6]
RBAR_CAP_INDEX3[2:0]	0x04c	[11:9]
RBAR_CAP_INDEX4[2:0]	0x04c	[14:12]
RBAR_CAP_INDEX5[2:0]	0x04d	[2:0]
RBAR_CAP_CONTROL_ENCODEDBAR0[4:0]	0x04d	[7:3]
RBAR_CAP_CONTROL_ENCODEDBAR1[4:0]	0x04d	[12:8]
RBAR_CAP_CONTROL_ENCODEDBAR2[4:0]	0x04e	[4:0]
RBAR_CAP_CONTROL_ENCODEDBAR3[4:0]	0x04e	[9:5]
RBAR_CAP_CONTROL_ENCODEDBAR4[4:0]	0x04e	[14:10]
RBAR_CAP_CONTROL_ENCODEDBAR5[4:0]	0x04f	[4:0]
ROOT_CAP_CRS_SW_VISIBILITY	0x04f	[5]
SELECT_DLL_IF	0x04f	[6]

Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
SLOT_CAP_ATT_BUTTON_PRESENT	0x04f	[7]
SLOT_CAP_ATT_INDICATOR_PRESENT	0x04f	[8]
SLOT_CAP_ELEC_INTERLOCK_PRESENT	0x04f	[9]
SLOT_CAP_HOTPLUG_CAPABLE	0x04f	[10]
SLOT_CAP_HOTPLUG_SURPRISE	0x04f	[11]
SLOT_CAP_MRL_SENSOR_PRESENT	0x04f	[12]
SLOT_CAP_NO_CMD_COMPLETED_SUPPORT	0x04f	[13]
SLOT_CAP_PHYSICAL_SLOT_NUM[12:0]	0x050	[12:0]
SLOT_CAP_POWER_CONTROLLER_PRESENT	0x050	[13]
SLOT_CAP_POWER_INDICATOR_PRESENT	0x050	[14]
SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1:0]	0x051	[1:0]
SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7:0]	0x051	[9:2]
SSL_MESSAGE_AUTO	0x051	[10]
VC_BASE_PTR[11:0]	0x052	[11:0]
VC_CAP_NEXTPTR[11:0]	0x053	[11:0]
VC_CAP_ON	0x053	[12]
VC_CAP_ID[15:0]	0x054	[15:0]
VC_CAP_REJECT_SNOOP_TRANSACTIONS	0x055	[0]
VSEC_BASE_PTR[11:0]	0x055	[12:1]
VSEC_CAP_HDR_ID[15:0]	0x056	[15:0]
VSEC_CAP_HDR_LENGTH[11:0]	0x057	[11:0]
VSEC_CAP_HDR_REVISION[3:0]	0x057	[15:12]
VSEC_CAP_ID[15:0]	0x058	[15:0]
VSEC_CAP_IS_LINK_VISIBLE	0x059	[0]
VSEC_CAP_NEXTPTR[11:0]	0x059	[12:1]
VSEC_CAP_ON	0x059	[13]
VSEC_CAP_VERSION[3:0]	0x05a	[3:0]
USER_CLK_FREQ[2:0]	0x05a	[6:4]
CRM_MODULE_RSTS[6:0]	0x05a	[13:7]
LL_ACK_TIMEOUT[14:0]	0x05b	[14:0]
LL_ACK_TIMEOUT_EN	0x05b	[15]
LL_ACK_TIMEOUT_FUNC[1:0]	0x05c	[1:0]
LL_REPLAY_TIMEOUT[14:0]	0x05d	[14:0]

Table 3-48.	DRP Address Map for PCIE_2_1 Library Element Attributes (Cont'd)	)
	Diff Address map for rele_2_1 clotary ciclicity Address (cont a)	/



Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]	
LL_REPLAY_TIMEOUT_EN	0x05d	[15]	
LL_REPLAY_TIMEOUT_FUNC[1:0]	0x05e	[1:0]	
PM_ASPML0S_TIMEOUT[14:0]	0x05f	[14:0]	
PM_ASPML0S_TIMEOUT_EN	0x05f	[15]	
PM_ASPML0S_TIMEOUT_FUNC[1:0]	0x060	[1:0]	
PM_ASPM_FASTEXIT	0x060	[2]	
DISABLE_LANE_REVERSAL	0x060	[3]	
DISABLE_SCRAMBLING	0x060	[4]	
ENTER_RVRY_EI_L0	0x060	[5]	
INFER_EI[4:0]	0x060	[10:6]	
LINK_CAP_MAX_LINK_WIDTH[5:0]	0x061	[5:0]	
LTSSM_MAX_LINK_WIDTH[5:0]	0x061	[11:6]	
N_FTS_COMCLK_GEN1[7:0]	0x062	[7:0]	
N_FTS_COMCLK_GEN2[7:0]	0x062	[15:8]	
N_FTS_GEN1[7:0]	0x063	[7:0]	
N_FTS_GEN2[7:0]	0x063	[15:8]	
ALLOW_X8_GEN2	0x064	[0]	
PL_AUTO_CONFIG[2:0]	0x064	[3:1]	
PL_FAST_TRAIN	0x064	[4]	
UPCONFIG_CAPABLE	0x064	[5]	
UPSTREAM_FACING	0x064	[6]	
EXIT_LOOPBACK_ON_EI	0x064	[7]	
DNSTREAM_LINK_NUM[7:0]	0x064	[15:8]	
DISABLE_ASPM_L1_TIMER	0x065	[0]	
DISABLE_BAR_FILTERING	0x065	[1]	
DISABLE_ID_CHECK	0x065	[2]	
DISABLE_RX_TC_FILTER	0x065	[3]	
DISABLE_RX_POISONED_RESP	0x065	[4]	
ENABLE_MSG_ROUTE[10:0]	0x065	[15:5]	
ENABLE_RX_TD_ECRC_TRIM	0x066	[0]	
TL_RX_RAM_RADDR_LATENCY	0x066	[1]	
TL_RX_RAM_RDATA_LATENCY[1:0]	0x066	[3:2]	
TL_RX_RAM_WRITE_LATENCY	0x066	[4]	

		c			• · · • • ·	(a
Table 3-48:	DRP Address Ma	p for PCIE 2	1 Library	v Element	Attributes	(Cont'd)





Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
TL_TFC_DISABLE	0x066	[5]
TL_TX_CHECKS_DISABLE	0x066	[6]
TL_RBYPASS	0x066	[7]
DISABLE_PPM_FILTER	0x066	[8]
DISABLE_LOCKED_FILTER	0x066	[9]
USE_RID_PINS	0x066	[10]
DISABLE_ERR_MSG	0x066	[11]
PM_MF	0x066	[12]
TL_TX_RAM_RADDR_LATENCY	0x066	[13]
TL_TX_RAM_RDATA_LATENCY[1:0]	0x066	[15:14]
TL_TX_RAM_WRITE_LATENCY	0x067	[0]
VC_CAP_VERSION[3:0]	0x067	[4:1]
VC0_CPL_INFINITE	0x067	[5]
VC0_RX_RAM_LIMIT[12:0]	0x068	[12:0]
VC0_TOTAL_CREDITS_CD[10:0]	0x069	[10:0]
VC0_TOTAL_CREDITS_CH[6:0]	0x06a	[6:0]
VC0_TOTAL_CREDITS_NPH[6:0]	0x06a	[13:7]
VC0_TOTAL_CREDITS_NPD[10:0]	0x06b	[10:0]
VC0_TOTAL_CREDITS_PD[10:0]	0x06c	[10:0]
VC0_TOTAL_CREDITS_PH[6:0]	0x06d	[6:0]
VC0_TX_LASTPACKET[4:0]	0x06d	[11:7]
RECRC_CHK[1:0]	0x06d	[13:12]
RECRC_CHK_TRIM	0x06d	[14]
TECRC_EP_INV	0x06d	[15]
CFG_ECRC_ERR_CPLSTAT[1:0]	0x06e	[1:0]
UR_INV_REQ	0x06e	[2]
UR_PRS_RESPONSE	0x06e	[3]
UR_ATOMIC	0x06e	[4]
UR_CFG1	0x06e	[5]
TRN_DW	0x06e	[6]
TRN_NP_FC	0x06e	[7]
USER_CLK2_DIV2	0x06e	[8]
RP_AUTO_SPD[1:0]	0x06e	[10:9]

Table 3-48:	DRP Address Map for PCIE	2 1 Library	v Element Attributes	(Cont'd)
10010 0 10.			y Element / ((()) outes	



Attribute Name	Address drp_daddr[8:0]	Data Bits drp_di[15:0] or drp_do[15:0]
RP_AUTO_SPD_LOOPCNT[4:0]	0x06e	[15:11]
TEST_MODE_PIN_CHAR	0x06f	[0]
SPARE_BIT0	0x06f	[1]
SPARE_BIT1	0x06f	[2]
SPARE_BIT2	0x06f	[3]
SPARE_BIT3	0x06f	[4]
SPARE_BIT4	0x06f	[5]
SPARE_BIT5	0x06f	[6]
SPARE_BIT6	0x06f	[7]
SPARE_BIT7	0x06f	[8]
SPARE_BIT8	0x06f	[9]
SPARE_BYTE0[7:0]	0x070	[7:0]
SPARE_BYTE1[7:0]	0x070	[15:8]
SPARE_BYTE2[7:0]	0x071	[7:0]
SPARE_BYTE3[7:0]	0x071	[15:8]
SPARE_WORD0[15:0]	0x072	[15:0]
SPARE_WORD0[31:16]	0x073	[15:0]
SPARE_WORD1[15:0]	0x074	[15:0]
SPARE_WORD1[31:16]	0x075	[15:0]
SPARE_WORD2[15:0]	0x076	[15:0]
SPARE_WORD2[31:16]	0x077	[15:0]
SPARE_WORD3[15:0]	0x078	[15:0]
SPARE_WORD3[31:16]	0x079	[15:0]

Tahle 3-A8	DRP Address Map for PCIE_2_1 Library Element Attributes (Cont'd)
	DRI Address Map for Felt_2_I Listary Element Attributes (cont u)

# **Tandem Configuration**

The 7 Series Gen2 Integrated Block for PCIe solution provides two alternative configuration methods to meet the time requirements indicated within the PCI Express Specification. The PCI Express Specification states that PERST# must deassert 100 ms after the *power good* of the systems has occurred, and a PCI Express port must be ready to link train no more than 20ms after PERST# has deasserted. This is commonly referred to as the *100 ms boot time* requirement. The two alternative methods for configuration are referred to as Tandem PROM and Tandem PCI Express (PCIe). These solutions have been explicitly designed for this



specific goal. If other configuration flexibility is needed, such as dynamic field updates of the user application, general Dynamic Function eXchange should be used instead of Tandem Configuration.

Both Tandem PROM and Tandem PCIe implement a two stage configuration methodology. In Tandem PROM and Tandem PCIe, the stage 1 configuration memory cells that are critical to PCI Express operation are loaded through a local PROM. When these cells have been loaded, an FPGA start-up command is sent at the end of the stage 1 bitstream to the FPGA configuration controller. The partially configured FPGA then becomes active with the stage 1 bitstream contents. The stage 1 that contains a fully functional PCI Express port responds to traffic received during PCI Express enumeration while stage 2 is loaded into the FPGA. Included inside the stage 1 bitstream are the PCI Express integrated block, Gigabit Transceivers, block RAM, clocking resources, FPGA logic, and routing resources required to make the entire PCI Express port functional. Stage 2 consists of the user-specific application and the remaining clocking and I/O resources, which is basically the rest of the FPGA design. The mechanism for loading the stage 2 bitstream differs between Tandem PROM and Tandem PCIe.

# **Supported Devices**

The 7 Series Gen2 Integrated Block for PCIe core and Vivado tool flow support implementations targeting Xilinx reference boards and specific part/package combinations.

For the Vivado Design Suite 2015.1 release and beyond, Tandem Configuration is production for specific devices and packages only. Tandem Configuration supports the configurations found in Table 3-49.



HDL	Verilog Only					
PCIe Configuration	All configurations	(max: X8Gen2)				
Xilinx Reference Board Support	KC705 Evaluation Board for Kintex®-7 FPGA VC707 Evaluation Board for Virtex®-7 FPGA					
	ZC706 Evaluation	Board for Zynq	® SoC			
	Supported Part/Part/Part/Part/Part/Part/Part/Part/	ackage Combina	ations:			
	Part	Package	PCIe Location	Status		
	XC7K160T	All	All	Production		
	XC7K325T	All	All	Production		
	XC7K410T	All	All	Production		
	XC7K420T	All	All	Production		
	XC7A75T	All	All	Production		
Device Support	XC7A100T	All	All	Production		
	XC7A200T	All	All	Production		
	XC7VX485T	All	All (X1Y0 recommended)	Production		
	XC7Z030	All	All	Production		
	XC7Z035	All	All	Production		
	XC7Z045	All	All	Production		
	XC7Z100	All	All	Production		

#### Table 3-49: Tandem PROM/PCIe Supported Configurations

**Note:** Support for Zynq<sup>®</sup> SoC devices is limited to the Tandem PROM variant. The Tandem PCIe variant is not offered; similar benefits can be achieved by splitting the two stage bitstreams and delivering both over the PS to the PCAP. This solution avoids the additional complexity of including the ICAP in the PL design.

# **Overview of Tandem Tool Flow**

Tandem PROM and Tandem PCIe solutions are only supported in the Vivado Design Suite. The tool flow for both solutions is as follows:

- 1. Customize the core: select a supported device from Table 3-49 and select **Tandem PROM** or **Tandem PCIe** for the Tandem Configuration option.
- 2. Generate the core.
- 3. Open the example project, and implement the example design.
- 4. Use the IP and XDC from the example project in your project, and instantiate the core.
- 5. Synthesize and implement your design.
- 6. Generate bit and then prom files.



# AMD**A** XILINX

As part of the Tandem flows, certain elements located outside of the PCIe core logic must also be brought up as part of the stage 1 bitstream. This is implemented using a Tcl file which is generated during core generation. When running through the project based flow, the Tcl is invoked automatically prior to design optimization (opt\_design). This file is called <core\_name>\_build\_stage1.tcl and can be found under the IP sources tree in the example design:

<project\_name>.srcs\sources\_1\ip\<core\_name>\source

It is important that the clocking and reset structure remain the same even if the hierarchy level in the design changes. The Tcl script searches for and finds the appropriate clock and reset nets, and adds them to the stage 1 boot logic if the structure is not modified from what is delivered in the example design.

Prior to bitstream generation, a Tcl file named <core\_name>\_create\_bitstreams.tcl is invoked to set specific bitstream options required for the Tandem flow. The <core\_name>\_create\_bitstreams.tcl should not be modified as it is overwritten if the PCIe core is regenerated.

When the example design is created, an example XDC file is generated with certain constraints that need to be copied over into your XDC file for your specific project. The specific constraints are documented in the example design XDC file. In addition, this example design XDC file contains examples of how to set options for flash devices, such as BPI and SPI.

Tandem Configuration is supported only for the AXI4-Stream version of the core, and must be generated through the IP Catalog.

# Tandem PROM

The Tandem PROM solution splits a bitstream into two parts and both of those parts are loaded from an onboard local configuration memory (typically, any PROM or flash device). The first part of the bitstream configures the PCI Express portion of the design and the second part configures the rest of the FPGA. Although the design is viewed to have two unique stages, shown in Figure 3-72, the resulting BIT file is monolithic and contains both the stage 1 and stage 2.




Figure 3-72: Tandem PROM Bitstream Load Steps





## Tandem PROM KC705 Example Tool Flow

This section demonstrates the Vivado tool flow from start to finish when targeting the KC705 reference board. Paths and pointers within this flow description assume the default component name "pcie\_7x\_0" is used.

- 1. Create a new Vivado project, and select a supported part/package shown in Table 3-49.
- In the Vivado IP catalog, expand Standard Bus Interfaces > PCI Express, and double-click 7 Series Integrated Block for PCI Express to open the Customize IP dialog box.




Figure 3-73: Vivado IP Catalog

- 3. In the Customize IP dialog box **Basic** tab, ensure the following options are selected:
  - Silicon Revision: GES and Production

*Note:* Tandem Configuration is only supported on General Engineering Sample and Production silicon.

• Tandem Configuration: Tandem PROM

Series Integrated Block for PCI Express (3.3)      Documentation PL Location Study to Defaults      Show disabled ports      Component Name [pde_7x_0      Basic IDs BARs Core Capabilities Interrupts      Mode [Basic *      Device Port Type PCI Express Endpoint device * Minx Development Board Nome     PCIE Block Location X070     * Silcon Revision GES and Production *      Number of Lanes Maximum Lirk Speed      Lane Width X3 *      O 2.5 GT/s
Show disabled ports Component Name [pde_7x_0 Basic Tos BARs Core Capabilities Interrupts Mode Basic  PCIE Block Location 12070 Silicon Revision GES and Production  Number of Lanes Maximum Link Speed Long With 128
Basic       Tos       BASis       Core Capabilities       Interrupts         Mode       Basic       *           Device Port Type       PCI Express Endpoint device       *       Xilinx Development Board       None       *         PCIE Block Location       XX070       *       Silcon Revision       GES and Production *          Number of Lanes       Maximum Link Speed
Image: Section of the sectin of the section of the

Figure 3-74: Tandem PROM

- 4. Perform additional PCIe customizations, and click **OK** to generate the core.
- 5. Click Generate when asked about which Output Products to create.
- 6. In the Sources tab, right-click the core, and select **Open IP Example Design**.

A new instance of Vivado is created and the example design is automatically loaded into the Vivado IDE.

7. Run Synthesis and Implementation.

Click **Run Implementation** in the Flow Navigator. Select **OK** to run through synthesis first. The design runs through the complete tool flow and the result is a fully routed design that supports Tandem PROM.

8. Setup PROM or Flash settings.

Set the appropriate settings to correctly generate a bitstream for a PROM or Flash device. For more information, see Programming the Device.

9. Generate the bitstream.

AMDZ

XII INX



After Synthesis and Implementation is complete, click **Generate Bitstream** in the Flow Navigator. A bitstream supporting Tandem configuration is generated in the runs directory, for example: ./pcie\_7x\_0\_example.runs/impl/ xilinx\_pcie\_2\_2\_ep\_7x.bit.

**Note:** You have the option of creating the stage 1 and stage 2 bitstreams independently. This flow allows you to control the loading of each stage through the JTAG interface for testing purposes. Here are the commands required to generate the bitstreams. This command can be seen in the create\_bitstreams.tcl file, and can be added to a Tcl script file and included as a tcl.pre file for the Write Bitstream step. This can be done through the Bitstream Settings dialog box under the "tcl.pre" setting.

set\_property bitstream.config.tandem\_writebitstream separate [current\_design]

The resulting bit files created are named xilinx\_pcie\_2\_2\_ep\_7x\_tandem1.bit and xilinx\_pcie\_2\_2\_ep\_7x\_tandem2.bit.

10. Generate the PROM file.

Run the following command in the Vivado **Tcl Console** to create a PROM file supported on the KC705 development board.

promgen -w -p mcs -spi -u 0x0 xilinx\_pcie\_2\_2\_ep\_7x.bit

#### Tandem PROM Summary

By using Tandem PROM, you can significantly reduce the amount of time required to configure the PCIe portion of a 7 series FPGA design. The 7 Series Gen2 Integrated Block for PCIe core manages many design details, allowing you to focus your attention on the user application.

## Tandem PCIe

Tandem PCIe is similar to Tandem PROM. In the stage 1 bitstream, only the configuration memory cells that are necessary for PCI Express operation are loaded from the PROM. After the stage 1 bitstream is loaded, the PCI Express port is capable of responding to enumeration traffic. Subsequently, the stage 2 bitstream is transmitted through the PCI Express link. Figure 3-75 illustrates the bitstream loading flow.

# AMDA XILINX




Figure 3-75: Tandem PCIe Bitstream Load Steps

Tandem PCIe is similar to the standard model used today in terms of tool flow and bitstream generation. Two bitstreams are produced when running bitstream generation. One BIT file representing the stage 1 is downloaded into the PROM while the other BIT file representing the user application (stage 2) configures the remainder of the FPGA using the Internal Configuration Access Port (ICAP).

**Note:** Field updates of the stage 2 bitstream, that is, multiple user application images for an unchanging stage 1 bitstream, require Dynamic Function eXchange (DFX), which is not a supported flow for 7 series and Zynq devices. If this capability is required, a standard DFX flow, utilizing a black box configuration and compression, should be used.

## Tandem PCIe KC705 Example Tool Flow

This section demonstrates the Vivado tool flow from start to finish when targeting the KC705 reference board. Paths and pointers within this flow description assume the default component name  $pcie_7x_0$  is used.

- 1. When creating a new Vivado project, select a supported part/package shown in Table 3-49.
- In the Vivado IP catalog, expand Standard Bus Interfaces > PCI Express, and double-click 7 Series Integrated Block for PCI Express to open the Customize IP dialog box.

# AMDA XILINX

😂 in 01 🗟 🎘 🗙 👂 🕨		C)				200
		4/				Rea
low Navigator ? «	Project Manager 7K420T					7
く国際	Sources ? _ D L <sup>a</sup> ×	E Project Summary × D IP Catalog ×				? 🗆 🖒 >
Project Manager		Cores Interfaces			Search: Q,-	
<ul> <li>Project Settings</li> <li>Add Sources</li> <li>Language Templates</li> <li>IP Entarguate</li> <li>Create Block Design</li> <li>Create Block Design</li> <li>Grand atle Block Design</li> <li>Simulation</li> <li>Simulation</li> <li>Simulation</li> <li>Rit. Analysis</li> <li>Ebboration Settings</li> </ul>		Name     *1       IP CE Endedder Processing     IP CRA Factures and Design       IP CE Practa and Cesign     IP CRA Factures and Design       IP CE Practa and Storage Elements     IP CE Practa Storage Elements       IP CE Partial Reconfiguration     IP CE Partial Reconfiguration       IP CE School Biol Therefores     IP CE Partial Reconfiguration       IP CE School Biol Process     IP CE Partial Reconfiguration       IP CE School Biol Process     IP CE Partial Reconfiguration       IP CE School Biol Process     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfiguration (School Elements)       IP CE Partial Reconfiguration (School Elements)     IP CE Partial Reconfi	AXI4 Status AXI4 Status AXI4 Production AXI4 Production AXI4 Production	License Included Included Purchase Purchase	VUNV VUNV since compared point 2 8 since compared point 2 8 since compared point 2 8 since compared r.2.0 keydenides compared r.2.0 keydenides com/agebrides/agedhict0.0	
<ul> <li>iii) Open Elaborated Design</li> <li>Synthesis</li> <li>Go Synthesis Settings</li> <li>Ann Synthesis</li> <li>iiii) Open Synthesized Design</li> <li>Implementation</li> <li>iiiii Open Implementation</li> <li>iiiiii Open Implementation</li> <li>iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii</li></ul>	Westor:         3.3 (Rev. 1.2)           Interfaces:         XX3+6 bream           Description:         Rev. Xin Are Stream Integrated Block for PCI Express (1-lane, 2-lane, -4-lane, and 8-lane) uses the receivance on white the Disc of Reviews Information specifications v2.1 compares information or Root Port. Unique features of the LogCONE Block for PCI Express are the high performance AI Interface, optimal DEferring for high bandwidth applications, and BRA checking and filtering.           Status:         Production Induced           Design Runs         Constraints           Status:         Constraints           Interface, optimal Log Constraints         Status           Wind         Constraints           Status:         Production Interface, optimal Log Constraints           Wind         Constraints           Status:         Production Interface, optimal Log Constraints           Wind         Constraints           Status:         Production           Lidence:         Induced	Details           Name:         7 Series Integrated Block for PCI Express           Version:         3.3 (Rev. 2)           Interfaces:         Atl-Sheam           Description:         The Xilver X Series Integrated Block for PCI Express           Unit findeb:         Atl-Sheam           Description:         The Xilver X Series Integrated Block for PCI Express           Status:         Period           LogCORE Block for PCI Express are the high performance           Status:         Endoded           Change Log:         Yes: Change Log           Verdor:         Xilro, Inc.	lement a PCI Express Base S	ipecification v2.1 d	compliant PCI Express Endpoint or Root Port. Unig	e features of the filtering.

Figure 3-76: Vivado IP Catalog

- 3. In the Customize IP dialog box **Basic** tab, ensure the following options are selected:
  - Silicon Revision: **GES and Production**

*Note:* Tandem Configuration is only supported on General Engineering Sample and Production silicon.

• Tandem Configuration: Tandem PCIe

🖵 Customize IP		
7 Series Integrated Block for PCI Express (3.3)		2
gocumentation 🛅 IP Location 📮 Switch to Defaults		
Documentation P Location S Switch to Defaults          Show disabled ports         Show disabled port	Component Name       pde_7k_0         Basic       Device Port Type       PCL Express Endpoint device <ul> <li>Value Vort Type</li> <li>PCL Express Endpoint device</li> <li>Value Vort Type</li> <li>PCL Estock Location</li> <li>Vortice Port Type</li> <li>PCL Express Endpoint device</li> <li>Value Vortice Vortice</li> <li>Value Vortice Vortice</li> <li>Value Vortice Vortice</li> <li>Value Vortice</li> <li>Va</li></ul>	
		Carrel

Figure 3-77: Tandem PCIe

- 4. Select the correct Tandem PCIe memory aperture in the **BAR** tab:
  - Select BAR0

XILINX

*Note:* The Fast PCIe Configuration (FPC) module assumes the stage 2 bitstream is received on BAR0.

• Size Unit: **128 Megabytes Memory** 

ow disabled ports	Component Name pde_7x_0	
an another parties	Basic IDs BARs Core Capabilities Interrupts	
	Base Address Registers (BARs) serve two purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memory map. After the BIOS or OS determines what addresse to assign to the device, the Base Address Registers are programmed with addresses and the device uses this information to perform address decoding.	
	. 🖉 Bari Enabled Bari Enabled	
	Type Memory V 64 bit Prefetchable Type N/A V 64 bit Prefetchable	
	Size Unit Megaby * Size Value 128 * Size Unit Kilobytes * Size Value 2 *	
	Value (Hex): <u>P8000000</u> Value (Hex): <u>D0000000</u>	
des_axis_tx	Bar3 Enabled	
⊕startup m_axis_rx de 🗮		
<pre>@pipe_clock pcie_7x_mgt </pre>	Type         N/A              •             64 bit         Prefetchable         Type         N/A              •             64 bit         Prefetchable           Size Linit         Klobvites         Size Value         2         v         Size Linit         Klobvites         Size Value         2         v	
pcie2_cfg_status	Size Unit         Kilobytes         Size Value         2         w         Size Unit         Kilobytes         w         Size Value         2         w           Value (Hex):         0000000         value (Hex):         0000000         value         2         w	
dipcie2_cfg_interrupt ncie2_cfg_meg_roud-fb		
Ppcie2_cfg_control user_clk_out	Bar4Enabled Bar5Enabled	
t⊕pcie2_pl user_reset_out = user_ink_up =	Type N/A v 64 bit Prefetchable Type N/A v Prefetchable	
sys_ck user app rdv -	Size Unit Kilobytes * Size Value 2 * Size Unit Kilobytes * Size Value 2 *	
sys_rst_n pcie_drp_clk	Value (Hex): 00000000 Value (Hex): 00000000	
	The Expansion Rom Enabled	
	Size 2 - Klobytes -	
	Value (Hex): 00000000	

Figure 3-78: BARs

- 5. Typically, driver software uses the Vendor ID and Device ID to attach to the device. The example design defaults the Vendor ID to 16 'h10EE and the Device ID to 16 'h7024. If these values are changed, any driver software used with this example design must be changed to match the new values.
  - Vendor ID: 10EE

XILINX

• Device ID: 7024

Customize IP						
7 Series Integrated Block fo	or PCI Express (3.3)					4
💕 Documentation 🛅 IP Location 🧔 Sv	witch to Defaults					
Show disabled ports		Component Name pcie_7x_0				0
		Basic IDs BARs Co	ore Capabilities 🗍 Inter	rupts		
		ID Initial Values				
		Vendor ID	10EE (	Range: 0000FFFF		
			7024 🔅	Range: 0000FFFF		
			00 (	Range: 00FF		
		Subsystem Vendor ID Subsystem ID	10EE 0	Range: 0000FFFF		
		Class Code				
∰ dps_axis_tx		Use Class Code Lo	okup Assistant			
	m_axis_rx 🕀 🗮	Base Class Menu	Memory controller		•	
Gepipe_clock	pcie_7x_mgt	Base Class Value	05		Range: 00FF	
opcie2_cfg_err	pcie2_cfg_status db	Sub Class Interface Me Sub Class Value	nu Other memory con 80	troller •	Range: 00FF	
Conterrupt	pcie_cfg_fc 🕀 📗 pcie2_cfg_msg_rcvd 🕀	Interface Value	00		Range: 00FF	
<pre>[] <ppcie2_cfg_control< pre=""></ppcie2_cfg_control<></pre>	user_ck_out -	Class Code (Hex):	058000			
다	user_reset_out -	Cardbus CIS Pointer 000000	00 0 800	ge: 00000000FFFFFFF		
-sys_ck	user_Ink_up —	Carabas cas Pointer	NO G Rai	ge. 0000000		
dsys_rst_n	user_app_rdy -					
-pcie_drp_clk						

Figure 3-79: IDs

6. Perform additional PCIe customizations, and select **OK** to generate the core.

After core generation, the core hierarchy is available in the Sources tab in the Vivado IDE.

7. In the Sources tab, right-click the core, and select **Open IP Example Design**.

A new instance of Vivado is created and the example design project automatically loads in the Vivado IDE.

8. Run Synthesis and Implementation.

Click **Run Implementation** in the Flow Navigator. Select **OK** to run through synthesis first. The design runs through the complete tool flow, and the end result is a fully routed design supporting Tandem PCIe.

XILINX



9. Setup PROM or Flash settings.

Set the appropriate settings to correctly generate a bitstream for a PROM or Flash device. For more information, see Programming the Device.

10. Generate the bitstream.

After Synthesis and Implementation are complete, click **Generate Bitstream** in the Flow Navigator. The following four files are created and placed in the runs directory:

xilinx\_pcie\_2\_2\_ep\_7x\_tandem1.bit| xilinx\_pcie\_2\_2\_ep\_7x\_tandem2.bit| xilinx\_pcie\_2\_2\_ep\_7x\_tandem1.bin| xilinx\_pcie\_2\_2\_ep\_7x\_tandem2.bin

The .bit files allow you to control the loading of each stage through the JTAG interface. The stage 2 .bin file is 32-bit word aligned and should be used to load the stage 2 configuration through the PCIe interface.

11. Generate the PROM file for stage 1.

Run the following command in the Vivado **Tcl Console** to create a PROM file supported on the KC705 development board.

promgen -w -p mcs -spi -u 0x0 xilinx\_pcie\_2\_2\_ep\_7x\_tandem1.bit

#### Loading Stage 2 Through PCI Express

An example kernel mode driver and user space application is provided with the IP. For information on retrieving the software and documentation, see AR 51950.



**IMPORTANT:** It is critical that the stage 1 and stage 2 bitstreams remained paired. These files are two complementary pieces of a single design image and must be kept together. Even though the two parts of the design can be viewed as logically independent, the physical implementation of the design through place and route tightly intertwines these two parts. Configuring stage 1 from one design image followed by stage 2 from a different implementation run does not work. This is not an issue for Tandem PROM as both stages are stored within a single programming file, it is something to be aware of for Tandem PCIe, where the two bitstreams are stored in separate locations and delivered over different paths.Examples for PERSIST settings are shown in the create\_bitstreams.tcl script, generated with the Tandem IP. You must copy the PERSIST, CONFIGRATE and (optionally) SPI\_BUSWIDTH properties to your design XDC file, and modify the values as needed. This action ensures the PERSIST settings required for the design are not overwritten when the IP core is updated.

If the design is updated, both stages must be updated together. If your environment is such that there could be uncertainty about keeping the stages linked, then a mechanism to identify the stage versions should be used. For example, if MultiBoot is used to guard against configuration failures, there could be two different possible stage 1 bitstreams loaded in the device. An identifier, such as the Subsystem ID or Revision ID, should be set so



the host can query the target device to know which matching stage 2 bitstream should be delivered over the PCIe link to complete the device configuration.

#### Tandem PCIe Summary

By using Tandem PCIe, you can significantly reduce the amount of time required for configuration of the PCIe portion of a 7 series design, and can reduce the bitstream flash storage requirements. The 7 Series Gen2 Integrated Block for PCIe core manages many design details, allowing you to focus your attention on the user application.

## Using Tandem With a User Hardware Design

There are two methods available to apply the Tandem flow to a user design. The first method is to use the example design that comes with the core. The second method is to import the PCIe IP into an existing design and change the hierarchy of the design if required.

Regardless of which method you use, the PCIe example design should be created to get the example clocking structure, timing constraints, and physical block (Pblock) constraints needed for the Tandem solution.

#### Method 1 – Using the Existing PCI Express Example Design

This is the simplest method in terms of what must be done with the PCI Express core, but might not be feasible for all users. If this approach meets your design structure needs, follow these steps.

1. Create the example design.

Generate the example design as described in the Tandem PROM KC705 Example Tool Flow and Tandem PCIe KC705 Example Tool Flow.

2. Insert the user application.

Replace the PIO example design with the user design. It is recommended that the global and top-level elements, such as I/O and global clocking, be inserted in the top-level design.

3. Copy the appropriate SPI or BPI settings from the create\_bitstream.tcl file and paste them in a new Tcl file.

Update the Vivado settings to run this Tcl file before the bitstream is generated.

4. Implement the design as normal.



## Method 2 – Migrating the PCIe Design into a New Vivado Project

In cases where it is not possible to use method one above, the following steps should be followed to use the PCIe core and the desired Tandem flow (PROM or PCIe) in a new project. The example project has many of the required RTL and scripts that must be migrated into the user design.

1. Create the example design.

Generate the example design as described in the Tandem PROM KC705 Example Tool Flow and Tandem PCIe KC705 Example Tool Flow.

2. Migrate the clock module.

If the **Include Shared Logic (Clocking) in the example design** option is set in the Shared Logic tab during core generation, then the pipe\_clock\_i clock module is instantiated in the top level of the example design. This clock module should be migrated to the user design to provide the necessary PCIe clocks.


*Note:* These clocks can be used in other parts of the user design if desired.

3. Migrate the top-level constraint.

The example Xilinx design constraints (XDC) file contains timing constraints, location constraints and Pblock constraints for the PCIe core. All of these constraints (other than the I/O location and I/O standard constraints) need to be migrated to the user design. Several of the constraints contain hierarchical references that require updating if the hierarchy of the design is different than the example design.

4. Migrate the top-level Pblock constraint.

The following constraint is easy to miss so it is called out specifically in this step. The Pblock constraint should point to the top level of the PCIe core.



**IMPORTANT:** Do not make any changes to the physical constraints defined in the XDC file because the constraints are device dependent.

5. Add the Tandem PCIe IP to the Vivado project.

Click **Add Sources** in the Flow Navigator. In the Add Source wizard, select **Add Existing IP** and then browse to the XCI file that was used to create the Tandem PCIe example design.

6. Copy the appropriate SPI or BPI settings from the example design XDC file and paste them in your design XDC file.

Update the Vivado settings to run this Tcl file before the bitstream is generated.



7. Implement the design as normal.

## **Tandem Configuration RTL Design**

Tandem Configuration requires slight modifications from the non-tandem PCI Express product. This section indicates the additional logic integrated within the core and the additional responsibilities of the user application to implement a Tandem PROM solution.

#### **MUXing Critical Inputs**

Certain input ports to the core are multiplexed so that they are disabled during the stage 2 configuration process. These MUXes are located in the top-level core file and are controlled by the user\_app\_rdy signal.

These inputs are held in a deasserted state while the stage 2 bitstream is loaded. This masks off any unwanted glitching due to the absence of stage 2 drivers and keeps the PCIe core in a valid state. When user\_app\_rdy is asserted, the MUXes are switched, and all interface signals behave as described in this document.

#### **Tandem Completer**

In addition to receiving configuration request packets, the PCI Express endpoint might receive TLP requests that are not processed within the PCI Express hard block. Typical TLP requests received are Vendor Defined Messages and Read Requests. To avoid a lockup scenario within the PCI Express IP, TLP requests must be drained from the core to allow Configuration requests to be completed successfully.

A completer module is implemented when a Tandem mode is selected to process these packets. A Tandem Fast PCIe Configuration (FPC) module is implemented to process these packets. All read requests are expected to be 1DW and a CPLD is returned with a payload of 32'h0. All Vendor Defined Message requests are purged from the cores receive buffer and no further processing is performed. Each Memory Write request targeting BAR0 is processed by the FPC and assumed to be stage 2 bitstream data. The payload is forwarded to the ICAP. After the stage 2 bitstream is loaded and user\_app\_rdy asserted, the Tandem FPC module becomes inactive.

## **Tandem Configuration Logic**

The core and example design contain ports (signals) specific to Tandem Configuration. These signals provide handshaking between stage 1 (the core) and stage 2 (user logic). Handshaking is necessary for interaction between the core and the user logic. Table 3-50 defines the handshaking ports on the core.

# AMDA XILINX

#### Table 3-50: Handshaking Ports

Name	Direction	Polarity	Description			
	Quitaut	A stiller	Identifies when the switch to stage 2 user logic is complete.			
user_app_rdy	Output	Active-High	0: Stage 2 is not yet loaded.			
			1: Stage 2 is loaded.			
user_reset	Output	Active-High	Can be used to reset PCIe interfacing logic when the PCIe core is reset. Synchronized with user_clock.			
user_clk	Output	N/A	Clock to be used by PCle interfacing logic.			
user_lnk_up	Output	Active-High	Identifies that the PCI Express core is linked up with a host device.			

These signals can coordinate events in the user application, such as the release of output 3-state buffers described in Tandem Configuration Details. Here is some additional information about these signals:

- user\_app\_rdy is asserted 2 to 12 clock cycles after stage 2 is loaded. The delay ensures that user\_app\_rdy is not asserted in the middle of a PCIe transaction.
- user\_reset can likewise be used to reset any logic that communicates with the core when the core itself is reset.
- user\_clk is simply the main internal clock for the PCIe IP core. Use this clock to synchronize any user logic that communicates directly with the core.
- user\_lnk\_up, as the name implies, indicates that the PCIe core is currently running with an established link.

In addition to these interface signals, the PCIe IP module interface replicates the ports for the ICAP (Tandem PCIe only) and STARTUP blocks, as these blocks are instantiated within the IP core. Look for the icap\_\* and startup\_\* ports to connect any user application to these blocks. The only requirement is that the user application must not access these ports until user\_app\_rdy has been asserted, meaning the design is fully operational.

### User Application Handshake

An internal completion event must exist within the FPGA for Tandem solutions to perform the hand-off between core control of the PCI Express Block and the user application. MUXing Critical Inputs explains why this handoff mechanism is required. The Tandem solution uses the STARTUP block and the dedicated EOS (End Of Startup) signal to detect the completion of stage 2 programming and then switch control of the PCI Express Block to the user application. When this switch occurs, user\_app\_rdy is asserted.

If the STARTUP block is required for other functionality within your design, connect to this primitive through the PCIe IP instantiation. The 13 ports of the STARTUPE2 primitive are available through the startup\_\* ports on the IP (Tandem PROM and Tandem PCIe). The same is true for the five ports of the ICAPE2 primitive, whose ports are named icap\_\* (Tandem PCIe only).

# AMD XILINX Tandem Configuration Details

## I/O Behavior

For each I/O that is required for the stage 1 Tandem Configuration design transceiver, the entire bank in which that I/O resides must be configured in the stage 1 bitstream. In addition to this bank, the two configuration banks (14 and 15) are enabled also, so the following details apply to these three banks (or two, if the reset pin is in a configuration bank). For PCI Express, the only signal needed in the stage 1 design is the sys\_rst\_n input port. Therefore, any stage 2 I/O in the same I/O bank as sys\_rst\_n port is also configured with stage 1. Any pins in the same I/O bank as sys\_rst\_n are unconnected internally, so output pins demonstrate unknown behavior until their internal connections are completed by stage 2 configuration. Also, components requiring initialization for stage 2 functionality should not be placed in these I/O banks unless these components are reset by the user reset signal from PCI Express.

If output pins must reside in the same bank as the sys\_rst\_n pin and their value cannot float prior to stage 2 completion, the following approach can be taken. Use an OBUFT that is held in 3-state between stage 1 completion (when the output becomes active) and stage 2 completion (when the driver logic becomes active). The user\_app\_rdy signal can be used to control the enable pin, releasing that output when the handshake events complete.

 $\bigcirc$ 

**TIP:** In your top-level design, infer or instantiate an OBUFT. Control the enable (port named T) with user\_app\_rdy - watch the polarity!

OBUFT test\_out\_obuf (.O(test\_out), .I(test\_internal), .T(!user\_app\_rdy));

Using the syntax below as an example, create a Pblock to contain the reset pin location. This Pblock must have the same BOOT\_BLOCK property as the rest of the PCIe IP. In build\_stage1.tcl, these I/O components must be added to Pblocks identified as being part of stage 1, as they reside in stage 1 banks. This ensures that the user\_app\_rdy connection from the PCIe IP block is active after stage 1, actively holding the enable while stage 2 loads. It is recommended that they be grouped together in their own Pblock. The following is an example for an output port named test\_out\_obuf.

```
# Create a new Pblock
    create_pblock IO_pblock
```

# Range the Pblock to just the I/O to be targeted.

- # These XY coordinates can be found by calling get\_sites on the requested I/O. resize\_pblock -add {IOB\_X0Y49:IOB\_X0Y49} [get\_pblocks IO\_pblock]
- # Add components and routes to stage 1 external Pblock add\_cells\_to\_pblock [get\_pblocks IO\_pblock] [get\_cells test\_out\_obuf]
- # Add this Pblock to the set of Pblocks to be included in the stage 1 bitstream. # This ensures the route for user\_app\_rdy is included in stage 1. set\_property BOOT\_BLOCK 1 [get\_pblocks IO\_pblock]

**7 Series Integrated Block for PCIe v3.3** PG054 December 23, 2022





The remaining user I/O in the design are pulled High, by default, during stage 2 configuration. The use of the PUDC\_B pin will, when held High, force all I/O in banks beyond the three noted above to be tri-stated. Between stage 1 and stage 2, which for Tandem PCIe could be a considerable amount of time, these pins are pulled Low by the internal weak pull-down for each I/O as these pins are unconfigured at that time.

## **Configuration Pin Behavior**

The DONE pin indicates completion of configuration with standard approaches. DONE is also used for Tandem Configuration, but in a slightly different manner. DONE pulses High at the end of stage 1, when the start-up sequences are run. It returns Low when stage 2 loading begins. For Tandem PROM, this happens immediately because stage 2 is in the same bit file. For Tandem PCIe, this happens when the second bitstream is delivered to the ICAP interface. It pulls High and stays High at the end of the stage 2 of configuration.

### Configuration Persist (Tandem PROM Only)

Configuration Persist is required in Tandem PROM configuration for 7 series devices. Dual purpose I/O used for stage 1 and stage 2 configuration cannot be re-purposed as user I/O after stage 2 configuration is complete. Because of this, the configuration flash cannot be accessed by the user design after Tandem PROM configuration completes. Also, due to the requirement of PERSIST, the ICAP is unavailable for Tandem PROM designs. Tandem PCIe should be used if configuration flash update from the FPGA user design or access to the ICAP is required.



**IMPORTANT:** Examples for PERSIST settings are shown in the create\_bitstreams.tcl script, generated with the Tandem IP. You must copy the PERSIST, CONFIGRATE and (optionally) SPI\_BUSWIDTH properties to your design XDC file, and modify the values as needed. This action ensures the PERSIST settings required for the design are not overwritten when the IP core is updated.

If the PERSIST option is set correctly for the needed configuration mode, but necessary dual-mode I/O pins are still occupied by user I/O, the following error is issued for each instance during write\_bitstream:

ERROR: [Designutils 12-1767] Cannot add persist programming for site IOB\_X0Y151. ERROR: [Designutils 12-1767] Cannot add persist programming for site IOB\_X0Y152.

The user I/O occupying these sites must be relocated to use Tandem PROM.

#### **PROM Selection**

Configuration PROMs have no specific requirements unique to Tandem Configuration. However, to meet the 100 ms specification, you must select a PROM that meets the following three criteria:

1. Supported by Xilinx configuration.



- 2. Sized appropriately for both stage 1 and stage 2; that is, the PROM must be able to contain the entire bitstream.
  - For Tandem PROM, both stage 1 and stage 2 are stored here; this bitstream is slightly larger (4-5%) than a standard bitstream.
  - For Tandem PCIe, the bitstream size is typically about 15-25% of a comparable full bitstream, but this can vary slightly due to design implementation results, device selection, and effectiveness of compression.
- 3. Meets the configuration time requirement for PCI Express based on the stage 1 bitstream size and the calculations for the bitstream loading time. See Calculating Bitstream Load Time for Tandem.

See the 7 Series FPGAs Configuration User Guide (UG470) for a list of supported PROMs and device bitstream sizes.

#### Programming the Device

There are no special considerations for programming Tandem bitstreams versus standard bitstreams into a PROM. You can program a Tandem bitstream using all standard programming methods, such as JTAG, Slave and Master SelectMAP, SPI, and BPI. Regardless of the programming method used, the DONE pin is asserted after the stage 1 is loaded and operation begins.

To prepare for SPI or BPI flash programming, the appropriate settings must be enabled prior to bitstream generation. This is done by adding the specific flash device settings in the design XDC file, as shown here. Examples can be seen in the create\_bitstreams.tcl script. Copy the existing (commented) options to meet your board and flash programming requirements.

Here are examples for Tandem PROM:

set\_property BITSTREAM.CONFIG.CONFIGRATE 3 [current\_design]
 # This can vary up to 66MHz
set\_property BITSTREAM.CONFIG.PERSIST BPI16 [current\_design]
 # Set this option to match your flash device requirements

Both internally generated CCLK and externally provided EMCCLK are supported for SPI and BPI programming. EMCCLK can be used to provide faster configuration rates due to tighter tolerances on the configuration clock. See the 7 Series FPGAs Configuration User Guide (UG470) [Ref 7] for details on the use of EMCCLK with the Design Suite.

For more information on configuration in the Vivado Design Suite, see the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [Ref 19].





### **Encrypted Bitstreams**

Bitstream encryption is supported for both Tandem PROM and Tandem PCIe for all 7 series and Zynq devices that support Tandem Configuration.

### Multiboot

MultiBoot can be used with either Tandem PCIe or Tandem PROM in 7 series devices, but note the following considerations:

- Consider the total time from the initial delivery of the update image to the time when stage 1 of the golden image is loaded. In many cases, especially if the update image failure is late in Tandem PROM stage 2, the elapsed time to get a final stage 1 image loaded may exceed the 120ms goal.
- When using Tandem PCIe, ensure that the correct stage 2 image is delivered. Stage 1 and stage 2 must remain paired from a single implemented design, so if the system has loaded the golden stage 1, the golden stage 2 must be the image delivered over the PCIe link.
- SPIx4 is not supported for Tandem PROM fallback. If this configuration mode is selected and fallback is triggered, the configuration will hang prior to stage 2 loading. SPIx1 is supported.

# Increasing the Loading Clock Frequency for Zynq-7000 Devices

Zynq-7000 devices have multiple phases in the boot-up sequence. Two of these phases are relevant to Tandem Configuration: the loading of the FSBL and the loading of the bitstream. To ensure that your stage 1 Tandem design loads within the boot time requirement, increase the clock frequencies for loading the bitstream and the FSBL. Verify that your board layout and PROM selection are appropriate for your desired loading frequencies.

The following sections describe how to increase the loading clock frequencies for the bitstream and the FSBL.

*Note:* Although the steps described apply to all Zynq-7000 devices, the Zynq ZC706 development platform is used for reference where required.

### Changing the Bitstream Load Frequency

The default Zynq-7000 device PS configuration uses a QSPI clock frequency of 200 MHz, which is then divided by eight to generate the bitstream loading clock of 25 MHz. To increase this loading frequency, decrease the QSPI clock frequency to 166 MHz, and then divide by two to generate a bitstream loading clock of 83 MHz.





To change the QSPI clock frequency in the Vivado Design Suite:

- 1. Enable Dual Quad SPI configuration as shown in Figure 3-80.
  - a. Select the **Peripheral I/O Pins** menu.
  - b. Expand Quad SPI Flash settings.
  - c. Select Dual Quad SPI (8bit).

0				Re-cus	tomize IP												×
ZYNQ7 Processing	System (!	5.4)														1	5
<i>f</i> Documentation 🚳 Pres	sets 🛅 IP Li	ocation 🚳 Import XPS Setti	ngs														
Page Navigator 🤍	Periphera	l I/O Pins												Sum	mary F	Repor	1
Zyng Block Design	+ Search	h: 🔍															
PS-PL Configuration				Bank 0 LVCMOS 3.3V -							Bank 1 LVCMOS 3.3						
Peripheral I/O Pins		Periphearals		1 2	34	5 6	7	8	9 10	11 12	13	14 15	16	17	18 19	20	
MIO Configuration	P 🗹	Quad SPI Flash			Quad SPI Flash												-
_	-	- O Single SS 4bit IO		SI	ngle SS 4bit IC												
Clock Configuration	-	O Dual Quad SPI(4bit)			ss_b												
DDR Configuration		Dual Quad SPI (8bit)		Dual (	Quad SPI (8bit)	ad SPL (8hit)		-	Dual Quad SPI (8bit)								
SMC Timing Calculation		Feedback Clock				1		fb					8	+	-		
Interrupts	1		-					- de				_				-	
		SRAM/NOR Flash	-			SRAI	//NOR	Flash	2			_	1			_	
		NAND Flash	CS.				NA	ND FIR	ash								
	- □	Ethernet 0															
	● □	Ethernet 1						0		0							
	- 🗆	USB 0														T	
		USB 1						-									
	<b>⊶</b> □	SD 0													SDO		
		SD 1	•		Imi						<d1< td=""><td></td><td></td><td></td><td></td><td></td><td>-</td></d1<>						-
ţ													ок		Ca	ncel	

Figure 3-80: Enable Dual Quad SPI Configuration

- 2. Modify the Quad SPI clock frequency as shown in Figure 3-81.
  - a. Select the **Clock Configuration** menu.
  - b. Expand IO Peripheral Clocks settings.



c. Change the QSPI Requested Frequency from 200 MHz to 166 MHz.

			Re-cu	istomize IP			X
ZYNQ7 Processing S	Syste	:m (5.4)					A
🎁 Documentation 🌀 Pres	sets 📔	🗅 IP Location 🗔 Switch to Def	aults 🊳 Import	XPS Settings			
Page Navigator 🤍	Cloc	k Configuration				Summary	/Report
Zyng Block Design		Basic Clocking Advance Clo	cking				
PS-PL Configuration Peripheral I/O Pins	<b>+</b>	Input Frequency (MHz) 33.3	33333 💿	CPU Clock Ratio 6:2			
MIO Configuration	▲ ()	Component	Clock Sour		e Actual Frequency(	Range(MHz)	
MIO Configuration		O. Durana and Manager Clarks		te intequested riequi	e) Actual riequency(	.j Kange(MHZ)	
Clock Configuration	E-000	- IO Peripheral Clocks					
DDD Configuration		- SMC	IO PLL	100	10.000000	10.000000 : 100.000	
DDR Configuration		– QSPI	IO PLL	166	166.666672	10.000000 ; 200.000	
SMC Timing Calculation		- ENETO	IO PLL	1000 Mbps	10.000000		
		- ENET1	IO PLL	1000 Mbps	10.000000		
Interrupts		- SDIO	IO PLL	125	10.000000	10.000000 : 125.000	
		- SPI	IO PLL	166.666666	10.000000	0.000000 : 200.0000	
		💁 CAN					
		PL Fabric Clocks					
		System Debug Clocks					
		🕒 Timers					
						ОК	ancel

Figure 3-81: Modify the Quad SPI Clock Frequency

- 3. After generating the Zynq PS with your required settings, export the XSA file.
  - a. Open the PS block diagram in the Vivado Design Suite.
  - b. Select File > Export > Export Hardware.
- 4. Launch Vitis, and create a new application.
  - a. Select **Tools > Launch Vitis**.
- 5. In Vitis, create an FSBL.
  - a. Select File > New > Application Project.
  - b. In the form, type zynq\_fsbl for the project name and click **Next**.
  - c. Switch to the Create a new platform from hardware (XSA) tab.
  - d. Click + icon, navigate to the XSA file exported by Vivado, click OK, and select Next.
  - e. De-select **Generate boot components** in domain configuration page, and click **Next**.
  - f. Select Zynq FSBL and click Finish.
- 6. Modify the QSPI clock frequency to speed up configuration.



- a. Open zynq\_fsbl/src/qspi.c in the FSBL source files.
- b. Search for XQSPIPS\_CLK\_PRESCALE\_8 and replace it with XQSPIPS\_CLK\_PRESCALE\_2.
- c. Save the file.
- d. Right-click the zynq\_fsbl application, and select build project. Zynq\_fsbl.elf is generated under the Debug directory.

*Note:* Only divide-by-8 and divide-by-2 should be used in this file.

- 7. Create the Zynq Boot Image
  - a. Select Xilinx > Create Boot Image.
  - b. Create a new BIF file and select the desired name and location.
  - c. In the Boot image partitions, select the zynq\_fsbl.elf file as the first file.
  - d. Select the tandem bitstream as the second file.
  - e. Set the application as the ELF as the third file.
  - f. Set the output file name and path as desired.
  - g. Click Create Image.
- 8. Load the image to the Quad SPI flash on the ZC706 board.
  - a. Connect the ZC706 board and ensure that the SW11 DIP switches are at 00000.
  - b. Select Xilinx > Program Flash.
- 9. Program the FPGA from the Quad SPI.
  - a. Turn the ZX706 board power off.
  - b. Make sure to set SW11 pins to 00010.
  - c. Turn the board power on.

The Tandem PROM configuration becomes active.

## Tandem PROM/PCIe Resource Restrictions

The PCIe IP must be isolated from the global chip reset (GSR) that occurs right after the stage 2 bitstream has completed loading into the FPGA. As a result, stage 1 and stage 2 logic cannot reside within the same configuration frames. Configuration frames used by the PCIe IP consist of serial transceivers, I/O, FPGA logic, block RAM, or Clocking, and they (vertically) span a single clock region. The resource restrictions are as follows:

• The PCIe IP uses a single MMCM and associated BUFGs to generate the required clocks. Unused resources within these frames are not available to the user application (stage 2). Additional resources within the clocking frame are the PLL, Phaser, and INOUT FIFO.





- A GT quad contains four serial transceivers. In a X1 or X2 designs, the entire GT quad is consumed and the unused serial transceivers are not available to the user application. Current implementations require that two GT quads be consumed regardless of the link width configuration.
- DCI Cascading between a stage 1 I/O bank and a stage 2 I/O bank is not supported.
- Set the DCI Match\_Cycle option to No Wait to minimize stage 1 configuration time:

set\_property BITSTREAM.STARTUP.MATCH\_CYCLE NoWait [current\_design]

# **Moving the PCIe Reset Pin**

In general, to achieve the best (smallest) stage 1 bitstream size, you should consider the location for any I/Os that are intended to be configured in stage 1. I/Os that are physically placed a long distance from the core cause extra configuration frames to be included in the stage 1. This is due to extra routing resources that are required to include these stage 1 I/Os.

The build\_stage1.tcl file automatically traces the reset path to the input pin and adds the logic appropriately. Ensure that the reset comes from a single pin as show in the PCI Express example design.

## **Non-Project Flow**

In a non-project environment, the same basic approach as the project environment is used, but the individual steps for synthesis and implementation are executed directly through Tcl. First, create the IP using the IP Catalog as shown in the Tandem PCIe KC705 Example Tool Flow. One of the results of core generation is an .xci file, which is a listing of all the core details. This file is used to regenerate all the required design sources.

The following is a sample flow in a non-project environment:

1. Read in design sources, either the example design or your design.

```
read_verilog <verilog_sources>
read_vhdl <vhdl_sources>
read_xdc <xdc_sources>
```

2. Define the target device.

```
set_property PART <part> [current_project]
```

*Note:* Even though this is a non-project flow, there is an implied project behind the scenes. This must be done to establish an explicit device before the IP is read in.

3. Read in the PCIe IP.

read\_ip pcie\_7x\_0.xci

4. Synthesize the design. This step generates the IP sources from the .xci input.

```
synth_design -top <top_level>
```





*Note:* The entire IP, including the build\_stage1.tcl and create\_bitstreams.tcl sources, will be created each time.

- 5. Ensure that any customizations to the design, such as the identification of the configuration mode to set the persisted pins, are done in the design XDC file.
- 6. Implement the design. build stage1.tcl is called automatically prior to opt\_design.

```
opt_design
place_design
route design
```

7. Generate the bit files. create\_bitstreams.tcl is called automatically. For Tandem PCle, the bit file name receives \_tandem1 and \_tandem2 to differentiate the two stages. The -bin\_file option is only needed for Tandem PCle.

```
write_bitstream -bin_file <file>.bit
```

## Simulating the Tandem IP Core

Because the functionality of the Tandem PROM or Tandem PCIe core relies on the STARTUP module, this must be taken into consideration during simulation.

The PCI Express core relies on the STARTUP block to assert the EOS output status signal in order to know when the stage 2 bitstream has been loaded into the device. You must simulate the STARTUP block behavior to release the PCIe core to work with the stage 2 logic. This is done using a hierarchical reference to force the EOS signal on the STARTUP block. The following pseudo code shows how this could be done.

```
// Initialize EOS at time 0
force board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_7x_0_fast_cfg_init_cntr_
i.startup_inst.EOS = 1'b1;
```

<delay until after PCIe reset is released>

// De-assert EOS to simulate the starting of the 2nd stage bitstream loading
force board.EP.pcie\_7x\_0\_support\_i.pcie\_7x\_0\_i.inst.inst.pcie\_7x\_0\_fast\_cfg\_init\_cntr\_
i.startup\_inst.EOS = 1'b0;

<delay a minimum of 4 user\_clk cycles>

```
// Re-assert EOS to simulate that 2nd stage bitstream completed loading
force board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_7x_0_fast_cfg_init_cntr_
i.startup_inst.EOS = 1'b1;
// Simulate as normal from this point on.
```

The hierarchy to the PCIe core in the line above must be changed to match that of the user design. This line can also be found in the example simulation provided with the core in the file named board.v.



# **Calculating Bitstream Load Time for Tandem**

The configuration loading time is a function of the configuration clock frequency and precision, data width of the configuration interface, and bitstream size. The calculation is broken down into three steps:

1. Calculate the minimum clock frequency based on the nominal clock frequency and subtract any variation from the nominal.

Minimum Clock Frequency = Nominal Clock - Clock Variation

2. Calculate the minimum PROM bandwidth, which is a function of the data bus width, clock frequency, and PROM type. The PROM bandwidth is the minimum clock frequency multiplied by the bus width.

PROM Bandwidth = Minimum Clock Frequency × Bus Width

3. Calculate the stage 1 bitstream loading time, which is the minimum PROM bandwidth from step 2, divided by the stage 1 bitstream size as reported by write\_bitstream.

```
Stage 1 Load Time = (PROM Bandwidth) / (Stage 1 Bitstream Size)
```

The stage 1 bitstream size, reported by write\_bitstream, can be read directly from the terminal or from the log file.

The following is a snippet from the write\_bitstream log showing the bitstream size for stage 1:

```
Creating bitstream...
Tandem stage1 bitstream contains 13852352 bits.
Tandem stage2 bitstream contains 77690816 bits.
Writing bitstream ./xilinx_pcie_2_1_ep_7x.bit...
```

These values represent the explicit values of the bitstream stages, whether in one bit file or two. The effects of bitstream compression are reflected in these values.

## Example 1

The configuration for Example 1 is:

- Quad SPI flash (x4) operating at 66 MHz ± 200 ppm
- Stage 1 size = 12003648 bits

The steps to calculate the configuration loading time are:

1. Calculate the minimum clock frequency:

66 MHz × (1 - 0.0002) = 65.98 MHz

2. Calculate the minimum PROM bandwidth:

# AMD**7** XILINX

4 bits × 65.98 MHz = 263.92 Mb/s

3. Calculate the stage 1 bitstream loading time:

11.45 Mb / 263.92 Mb/s = ~0.0434 s or 43.4 ms

## Example 2

The configuration for Example 2 is:

- BPI (x16) Synchronous mode, operating at 50 MHz ± 100 ppm
- Stage 1 size = 12003648 bits

The steps to calculate the configuration loading time are:

1. Calculate the minimum clock frequency:

50 MHz × (1 - 0.0001) = 49.995 MHz

2. Calculate the minimum PROM bandwidth:

16 bits × 49.995 MHz = 799.92 Mb/s

3. Calculate the stage 1 bitstream loading time:

11.45 Mb / 799.92 Mb/s = ~0.0143 s or 14.3 ms

## Using Bitstream Compression

Minimizing the stage 1 bitstream size is the ultimate goal of Tandem Configuration, and the use of bitstream compression aids in this effort. This option uses a multi-frame write technique to reduce the size of the bitstream and therefore the configuration time required. The amount of compression varies from design to design. To enable bitstream compression, this property is added by default in the create\_bitstreams.tcl script:

set\_property BITSTREAM.GENERAL.COMPRESS TRUE [current\_design]

## Other Bitstream Load Time Considerations

Bitstream configuration times can also be affected by:

- Power supply ramp times, including any delays due to regulators
- T<sub>POR</sub> (power on reset)

Power-supply ramp times are design-dependent. Take care to not design in large ramp times or delays. The FPGA power supplies that must be provided to begin FPGA configuration are listed in *7 Series FPGAs Configuration User Guide* (UG470) [Ref 7].



In many cases, the FPGA power supplies can ramp up simultaneously or even slightly before the system power supply. In these cases, the design gains timing margin because the 100 ms does not start counting until the system supplies are stable. Again, this is design-dependent. Systems should be characterized to determine the relationship between FPGA supplies and system supplies.

T<sub>POR</sub> is 50 ms for standard power ramp rates, and 35 ms for fast ramp rates for 7 series devices. See *Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics* (DS182) [Ref 5] and *Virtex-7 FPGAs Data Sheet: DC and AC Switching Characteristics* (DS183) [Ref 6].

Consider two cases for Example 1 (Quad SPI flash [x4] operating at 66 MHz  $\pm$  200 ppm) from Calculating Bitstream Load Time for Tandem:

- Case 1: Without ATX Supply
- Case 2: With ATX Supply

Assume that the FPGA power supplies ramp to a stable level (2 ms) after the 3.3V and 12V system power supplies. This time difference is called  $T_{FPGA_PWR}$ . In this case, because the FPGA supplies ramp after the system supplies, the power supply ramp time takes away from the 100 ms margin.

The equations to test are:

 $T_{POR}$  + Bitstream Load Time +  $T_{FPGA PWR}$  < 100 ms for non-ATX

 $T_{POR}$  + Bitstream Load Time +  $T_{FPGA PWR}$  - 100 ms < 100 ms for ATX

### Case 1: Without ATX Supply

Because there is no ATX supply, the 100 ms begins counting when the 3.3V and 12 V system supplies reach within 9% and 8% of their nominal voltages, respectively (see the *PCI Express Card Electromechanical Specification*).

50 ms ( $T_{POR}$ ) + 43.4 ms (bitstream time) + 2 ms (ramp time) = 96.4 ms

96.4 ms < 100 ms PCIe standard (okay)

In this case, the margin is 3.6 ms.

### Case 2: With ATX Supply

ATX supplies provide a PWR\_OK signal that indicates when system power supplies are stable. This signal is asserted at least 100 ms after actual supplies are stable. Thus, this extra 100 ms can be added to the timing margin.

50 ms ( $T_{POR}$ ) + 43.4 ms (bitstream time) + 2 ms (ramp time) - 100 ms = -2 ms

3.4 ms < 100 ms PCIe standard (okay)

www.xilinx.com



In this case, the margin is 103.4 ms.

## Sample Bitstream Sizes

The final size of the stage 1 bitstream varies based on many factors, including:

- **IP**: The size and shape of the stage 1 Pblocks determine the number of frames required for stage 1.
- **Device**: Wider devices require more routing frames to connect the IP to clocking resources.
- **Design**: Location of the reset pin is one of many factors introduced by the addition of the user application.
- **Variant**: Tandem PCIe is a bit larger than Tandem PROM due to the inclusion of the 32-bit connection to the ICAP.
- **Compression**: As the device utilization increases, the effectiveness of compression decreases.

As a baseline, here are some sample bitstream sizes and configuration times for the example (PIO) design generated along with the PCIe IP.

Device	Variant	Full Bitstream (Mb)	Full: QSPI at 100 MHz (ms)	Tandem Stage 1 <sup>(2)</sup> (Mb)	Tandem: QSPI at 100 MHz (ms)
7K160T	Tandem PROM	51.1	127.7	13.1	32.7
7 1 1 0 0 1	Tandem PCIe	51.1	127.7	16.6	34.0
7K325T	Tandem PROM	87.3	218.3	16.6	41.5
/ N3231	Tandem PCIe	87.3	218.3	20.9	52.3
7)/// 4057	Tandem PROM	154.7	386.7	23.6	59.1
7VX485T	Tandem PCIe	154.7	386.7	27.8	69.4

### Table 3-51: Example Bitstream Size and Configuration Times<sup>(1)</sup>

#### Notes:

1. The configuration times shown here do not include  $T_{POR}$ .

2. Because the PIO design is very small, compression is very effective in reducing the bitstream size. These numbers were obtained without compression to give a worst case estimate for what a full design might show, but final numbers for a typical design will be much lower than these in most cases. These numbers were generated using a PCIe Gen2x8 configuration in Vivado Design Suite 2015.1.

The amount of time it takes to load the stage 2 bitstream using the Tandem PCIe methodology depends on three additional factors:

- The width and speed of PCI Express link.
- The frequency of the clock used to program the ICAP.



• The efficiency at which the Root Port host can deliver the bitstream to the endpoint FPGA design. For most designs this will be the limiting factor.

The lower bandwidth of these three factors determines how fast the stage 2 bitstream is loaded.

# Clocking

Figure 3-82 shows the clocking diagram for this core.




Figure 3-82: Clocking Diagram

The integrated block input system clock signal is called sys\_clk. The core requires a 100 MHz, 125 MHz, or 250 MHz clock input. The clock frequency used must match the clock frequency selection in the Vivado IDE.

In a typical PCI Express solution, the PCI Express reference clock is a Spread Spectrum Clock (SSC), provided at 100 MHz. In most commercial PCI Express systems, SSC cannot be disabled. For more information regarding SSC and PCI Express, see section 4.3.1.1.1 of the *PCI Express Base Specification* [Ref 2].

# Synchronous and Non-Synchronous Clocking

There are two ways to clock the PCI Express system:

- Using synchronous clocking, where a shared clock source is used for all devices.
- Using non-synchronous clocking, where each device has its own clock source. ASPM must not be used in systems with non-synchronous clocking. When this mode is used, set the PCIE\_ASYNC\_EN to TRUE. For more details, AR 52400.

**RECOMMENDED:** Use synchronous clocking when using the core. All add-in card designs must use synchronous clocking due to the characteristics of the provided reference clock. For devices using the Slot clock, the **Slot Clock Configuration** setting in the Link Status Register must be enabled in the Vivado IDE. See the 7 Series FPGAs GTX Transceivers User Guide (UG476) and device data sheet for additional information regarding reference clock requirements.

For synchronous clocked systems, each link partner device shares the same clock source. Figure 3-83 and Figure 3-85 show a system using a 100 MHz reference clock. When using the 125 MHz or the 250 MHz reference clock option, an external PLL must be used to do a multiply of 5/4 and 5/2 to convert the 100 MHz clock to 125 MHz and 250 MHz, respectively, as illustrated in Figure 3-84 and Figure 3-86.

Further, even if the device is part of an embedded system, if the system uses commercial PCI Express root complexes or switches along with typical motherboard clocking schemes, synchronous clocking should still be used as shown in Figure 3-83 and Figure 3-84.

Figure 3-83 through Figure 3-86 illustrate high-level representations of the board layouts. You must ensure that proper coupling, and termination are used when laying out the board.




Figure 3-83: Embedded System Using 100 MHz Reference Clock



# AMD**.7** XILINX




Figure 3-84: Embedded System Using 125/250 MHz Reference Clock




Figure 3-85: Open System Add-In Card Using 100 MHz Reference Clock




Figure 3-86: Open System Add-In Card Using 125/250 MHz Reference Clock

# Resets

The 7 Series FPGAs Integrated Block for PCI Express core uses sys\_rst\_n to reset the system, an asynchronous, active-Low reset signal asserted during the PCI Express Fundamental Reset. Asserting this signal causes a hard reset of the entire core, including the GTX transceivers. After the reset is released, the core attempts to link train and resume normal operation. In a typical Endpoint application, for example, an add-in card, a sideband reset signal is normally present and should be connected to sys\_rst\_n. For Endpoint applications that do not have a sideband system reset signal, the initial hardware reset should be generated locally. Three reset events can occur in PCI Express:

- **Cold Reset**: A Fundamental Reset that occurs at the application of power. The signal sys\_rst\_n is asserted to cause the cold reset of the core.
- Warm Reset: A Fundamental Reset triggered by hardware without the removal and re-application of power. The sys\_rst\_n signal is asserted to cause the warm reset to the core.
- **Hot Reset**: In-band propagation of a reset across the PCI Express Link through the protocol. In this case, sys\_rst\_n is not used. In the case of Hot Reset, the received\_hot\_reset signal is asserted to indicate the source of the reset.



The user application interface of the core has an output signal called user\_reset\_out. This signal is deasserted synchronously with respect to
user\_clk\_out. Signal user\_reset\_out is asserted as a result of any of these
conditions:

- Fundamental Reset: Occurs (cold or warm) due to assertion of sys\_rst\_n.
- **PLL within the Core Wrapper**: Loses lock, indicating an issue with the stability of the clock input.
- Loss of Transceiver PLL Lock: Any transceiver loses lock, indicating an issue with the PCI Express Link.

The user\_reset\_out signal deasserts synchronously with user\_clk\_out after all of the above conditions are resolved, allowing the core to attempt to train and resume normal operation.



**IMPORTANT:** Systems designed to the PCI Express electro-mechanical specification provide a sideband reset signal, which uses 3.3V signaling levels—see the FPGA data sheet to understand the requirements for interfacing to such signals.

# **Protocol Layers**

The functions of the protocol layers, as defined by the *PCI Express Base Specification* [Ref 2], include generation and processing of transaction layer packets (TLPs), flow control management, initialization, power management, data protection, error checking and retry, physical link interface initialization, maintenance and status tracking, serialization, deserialization, and other circuitry for interface operation. Each layer is defined in the next subsections.

# **Transaction Layer**

The Transaction Layer is the upper layer of the PCI Express architecture, and its primary function is to accept, buffer, and disseminate Transaction Layer packets or TLPs. TLPs communicate information through the use of memory, I/O, configuration, and message transactions. To maximize the efficiency of communication between devices, the Transaction Layer enforces PCI compliant Transaction ordering rules and manages TLP buffer space through credit-based flow control.

# Data Link Layer

The Data Link Layer acts as an intermediate stage between the Transaction Layer and the Physical Layer. Its primary responsibility is to provide a reliable mechanism for the exchange of TLPs between two components on a link.



Services provided by the Data Link Layer include data exchange (TLPs), error detection and recovery, initialization services and the generation and consumption of Data Link Layer Packets (DLLPs). DLLPs are used to transfer information between Data Link Layers of two directly connected components on the link. DLLPs convey information such as Power Management, Flow Control, and TLP acknowledgments.

# **Physical Layer**

The Physical Layer interfaces the Data Link Layer with signaling technology for link data interchange, and is subdivided into the Logical sub-block and the Electrical sub-block.

- The Logical sub-block frames and deframes TLPs and DLLPs. It also implements the Link Training and Status State machine (LTSSM), which handles link initialization, training, and maintenance. Scrambling, descrambling, and 8B/10B encoding and decoding of data is also performed in this sub-block.
- The Electrical sub-block defines the input and output buffer characteristics that interfaces the device to the PCIe<sup>®</sup> link.

The Physical Layer also supports Lane Reversal (for multi-lane designs) and Lane Polarity Inversion, as indicated in the *PCI Express Base Specification, rev. 2.1* [Ref 2] requirement.

# **Configuration Management**

The Configuration Management layer maintains the PCI<sup>™</sup> Type 0 Endpoint configuration space and supports these features:

- Implements the PCI Configuration Space
- Supports Configuration Space accesses
- Power Management functions
- Implements error reporting and status functionality
- Implements packet processing functions
  - Receive
    - Configuration Reads and Writes
  - Transmit
    - Completions with or without data
    - Transaction Layer Module (TLM) Error Messaging
    - User Error Messaging
    - Power Management Messaging/Handshake
- Implements MSI and INTx interrupt emulation



- Optionally implements MSIx Capability Structure in the PCI Configuration Space
- Optionally implements the Device Serial Number Capability in the PCI Express Extended Capability Space
- Optionally implements Virtual Channel Capability (support only for VC0) in the PCI Express Extended Capability Space
- Optionally implements Xilinx defined Vendor Specific Capability Structure in the PCI Express Extended Capability space to provide Loopback Control and Status
- Optionally implements Advanced Error Reporting (AER) Capability Structure in the PCI Express Extended Configuration Space
- Optionally implements Resizable BAR (RBAR) Capability Structure in the PCI Express Extended Configuration Space

# Shared Logic

This new feature allows you to share common logic across multiple instances of PCIe Blocks or with other cores with certain limitations. The Shared Logic feature minimizes the HDL modifications needed by bringing the logic to be shared to the top module of the design; it also enables additional ports on the top module to enable sharing. This feature is applicable for both Endpoint mode and Root Port mode.

In the Vivado Design Suite, the shared logic options are available in the **Shared Logic** page when customizing the core.

There are four types of logic sharing:

- Shared Clocking
- Shared GT\_COMMON
- Shared GT\_COMMON and Clocking
- Internal Shared GT\_COMMON and Clocking



**IMPORTANT:** For Shared Clocking option Include Shared Logic (Clocking) in example design (default mode), Shared GT\_COMMON option Include Shared Logic (Transceiver GT\_COMMON) in example design, and Shared GT\_COMMON and Clocking, to generate the corresponding modules in the support directory, you must run the Open IP Example Design command after the output products are generated. For the option Include Shared Logic in Core, these modules are generated in the source directory.

# Shared Clocking

To use the share clocking feature, select **Include Shared Logic (Clocking) in example design** option in the in the Shared Logic tab (Figure 3-87).





When this feature is selected, the mixed-mode clock manager (MMCM) instance is removed from the pipe wrappers and is moved into the support wrapper of the example design. It also brings out additional ports to the top level to enable sharing of the clocks.

You also have the option to modify and use the unused outputs of the MMCM.

gisters	Interrupts	Power Management	Ext Capabilities	Ext Capabilities-2	TL Settings	DL & PL Settings	Shared Logic	•
Share	d Logic ——							
Select	t whether Clo	ocking and/or Transcei	ver GT_COMMON	is included in the cor	e itself or in t	he example design	ι.	
🗆 Ir	nclude Share	d Logic in core						
⊡ Ir	nclude Share	d Logic (Clocking) in ex	ample design					
🗆 Ir	nclude Share	d Logic (Transceiver GT	F_COMMON) in ex	ample design				
Share	d Logic Over	view						
Core	with extern	al CLOCKING and interr	al GT COMMON					
- CL	OCKING use	d by this core is located	d in its Example D	esign and is availabl	e for sharing	with other IP cores		
		is internal and not avail s also available with pr		the core				
·				Furnal a Design				
				Example Design				
i	Core with	External Shared Clockin	e					
1								
		GT C	OMMON					
1								
		*						
1								
		CLOCKING						
i	L							
	Sources (1)	2_1_ep_7x (xilinx_pcie_	2 1 en 7x v) (2)					
		support_i - pcie_7x_1_		1_support.v) (2)				
	- pipe_clo	ck_i - pcie_7x_1_pipe_	clock (pcie 7y 1	nine clock v				
	De noin Tu	$1_i - pcie_7x_1$ (pcie_		prine_coursely				

### Figure 3-87: Shared Clocking

The MMCM generates the following clocks for PCIe solution wrapper:

- **clk\_125mhz**: 125 MHz clock.
- clk\_250mhz: 250 MHz clock.



- **userclk**: 62.5 MHz/125 MHz/250 MHz clock, depending on selected PCIe core lane width, link speed, and AXI interface width.
- userclk2: 250 MHz/500 MHz clock, depending on selected PCIe core link speed.
- oobclk: 50 MHz clock.

The other cores/logic present in the user design can use any of the MMCM outputs listed above.

The MMCM instantiated in the PCIe example design has two unconnected outputs: CLKOUT5, and CLKOUT6. These outputs can be used to generate other desired clock frequencies by selecting the appropriate CLKOUT5\_DIVIDE and CLKOUT6\_DIVIDE parameters for MMCM.



**TIP:** Sharing the MMCM between PCIe and other cores in your design saves FPGA resources and eases output clock path routing.

## Limitations

- Reference clock input to MMCM is restricted to 100 MHz in most use cases.
  - There is an option for selecting a reference clock of 125 MHz or 250 MHz, which is not a common use case.
- The MMCM reset is tied to a static value in the top module. The MMCM can be reset as required by the system design. The MMCM reset can be asserted only after reference clock is recovered and is stable. Also, MMCM reset is indirectly tied to the PCIe core reset and asserting MMCM reset resets the PCIe core.
- Userclk1 and Userclk2 outputs are selected based on the **PCIe Lane Width**, **Link Speed**, and **AXI width** selections (for details, see Chapter 4, Customizing and Generating the Core). Sharing cores must comply with these requirements.

# Shared GT\_COMMON

To use the shared GT\_COMMON instances, select the **Include Shared Logic (Transceiver GT\_COMMON) in example design** option in the Shared Logic tab (Figure 3-88).

When this feature is selected, the GT\_COMMON instance is removed from the pipe wrappers and is moved into the support wrapper of the example design. It also brings out additional ports to the top level to enable sharing of the GT\_COMMON.

Shared logic feature for GT\_COMMON helps save FPGA resources and also eases dedicated clock routing within the single GT quad.




## Shared GT\_COMMON Use Cases with GTX and GTP

GT – PCle max Link Speed	Device – PCIe Max Link Speed	Shared GT_COMMON
GTX	Kintex-7, Virtex-7 (485T) – PCle Gen2	PCIe design instantiates and uses the GT_COMMON instance. PCIe Gen1 and Gen2 only use CPLL.
GTP	Artix-7 – PCle Gen2	PCIe Gen1 and Gen2 only use CPLL.

## Limitations

The settings of the GT\_COMMON should not be changed as they are optimized for the PCIe core.

mponent Name	cie_7x_2						
isters Interrupts	Power Management	Ext Capabilities	Ext Capabilities-2	TL Settings	DL & PL Settings	Shared Logic	•
Shared Logic —							
Select whether Cl	ocking and/or Transcei	iver GT_COMMON	is included in the cor	e itself or in t	he example design	l.	
🗌 Include Share	d Logic in core						
	d Logic (Clocking) in ex	vample decian					
	a Logic (Clocking) in ex	tample design					
Include Share	d Logic (Transceiver G	T_COMMON) in ex	ample design				
Shared Logic Over	view						
	al GT_COMMON and in used by this core is loc		e Design and are ava	ailable for sha	ring with other IP c	ores	
	nternal and not availab						
[			Example Design				
			evenible sexiBu				
Core wit	th External Shared GT	[_Common					
	CLOCKING						
1 L							
		I					
	G	T_COMMON					
	l						
Design Sources (	1) •_2_1_ep_7x (xilinx_pc	ie 2 1 en 7x v/ /	21				
	_support_i - pcie_7x_3						
	nmon_i_0 - pcie_7x_2						
	nmon_i_1 - pcie_7x_2_ 'x_2_i - pcie_7x_2 (pci		/x_2_gt_common.v)	(2)			
🏟 🛞 app – pci	e_app_7x (pcie_app_7						
🕹 🖓 PIO –	210 (P(0, y) (2)						
Constraints (1)							



# Shared GT\_COMMON and Clocking

Both the GT\_COMMON and Clocks can be shared when you select **Include Shared Logic** (Clocking) in example design and Include Shared Logic (Transceiver GT\_COMMON) in example design in the Shared Logic tab (see Figure 3-89).

# AMD**.7** XILINX

omponer	nt Name p	cie_7x_3						
egisters	Interrupts	Power Management	Ext Capabilities	Ext Capabilities-2	TL Settings	DL & PL Settings	Shared Logic	
Shared	d Logic							
Select	whether Clo	cking and/or Transcei	ver GT_COMMON	is included in the cor	e itself or in t	he example desigr	1.	
🗆 In	iclude Shared	d Logic in core						
⊡ In	clude Shared	d Logic (Clocking) in ex	ample design					
<b>⊠</b> In	clude Shared	d Logic (Transceiver G	T_COMMON) in ex	ample design				
	d Logic Overv							
		al CLOCKING and GT_( and GT_COMMON use		located in its Examp	ole Design,			
and	are available	for sharing with other	r IP cores					
			Exa	ample Design				
	Core with	External Shared Clocki	ng & GT_Common					
	Logic							
		*						
			4					
1	Г							
	L	CLOCKING GT_C	COMMON					
	·			1				
	· · · · · · · · · · · · · · · · · · ·	e der der den met der nich der der der har har der her						
	gn Sources (1	l) _ <b>2_1_ep_7x</b> (xilinx_pc)	ia 2 1 ap 7x347	2)				
	pcie_7x_3	_support_i - pcie_7x_3	3_support (pcie_7	x_3_support.v) (4)				
		lock_i – pcie_7x_3_pip imon_i_0 – pcie_7x_3_			(2)			
	o- @ gt_com	mon_i_1 - pcie_7x_3 x_3_i - pcie_7x_3 (pci	gt_common (pcie.					
<b>•</b>	🖲 app – pcie	app_7x (pcle_app_7						
	🎰 🛞 PIO – P traints (1)	10 (PIO.v) (2)						
	lation Source	S (E)						



# Internal Shared GT\_COMMON and Clocking

This feature allows sharing of GT\_COMMON and Clocks while these modules are still internal to the core (not brought up to the support wrapper). It can be enabled when you select **Include Shared Logic in Core** in the Shared Logic tab (see Figure 3-90).

For more information on the interface signals that are brought out at the core boundary when this option is selected, see Table 2-21.

# AMD**7** XILINX

omponer	nt Name	ocie_7x_4						
egisters	Interrupts	Power Management	Ext Capabilities	Ext Capabilities-2	TL Settings	DL & PL Settings	Shared Logic	• • 1
Shared	d Logic							
Select	whether Cl	ocking and/or Transcei	ver GT_COMMON	is included in the cor	re itself or in t	he example desigr	1.	
🗹 In	clude Share	d Logic in core						
🗆 In	clude Share	d Logic (Clocking) in ex	ample design					
🗆 in	clude Share	ed Logic (Transceiver G	F_COMMON) in ex	ample design				
Shared	d Logic Over	view						
Shared	a Logic Over	view						
	bre with	CLOCKING CLOCKING Core with Extern	GT_COMMO					
∲-@ <b>.</b>  -  -  -  -  -  -  -	🚱 pcie_7x. 🛞 app - p	ie_2_1_ep_7x (xilinx_pu 4_i - pcie_7x_4 (pcie_ cie_app_7x (pcie_app_7 PIO (PIO.v) (2)	7×_4.×ci)	(2)				

### *Figure 3-90:* Internal Shared Logic

# **Clocking Interface**

 Table 3-53 defines the clocking interface signals.

Name	Direction	Description
pipe_pclk_in	Input	Parallel clock used to synchronize data transfers across the parallel interface of the GTX transceiver.
pipe_rxusrclk_in	Input	Provides a clock for the internal RX PCS datapath.
pipe_rxoutclk_in	Input	Recommended clock output to the FPGA logic.
pipe_dclk_in	Input	Dynamic reconfiguration clock.
pipe_userclk1_in	Input	Optional user clock.
pipe_userclk2_in	Input	Optional user clock.
pipe_mmcm_lock_in	Input	Indicates if the MMCM is locked onto the source CLK.
pipe_txoutclk_out	Output	Recommended clock output to the FPGA logic.
pipe_rxoutclk_out	Output	Recommended clock output to the FPGA logic.
pipe_pclk_sel_out	Output	Parallel clock select.
pipe_gen3_out	Output	Indicates the PCI Express operating speed.
pipe_mmcm_rst_n		MMCM reset port. This port could be used by the upper layer to reset MMCM if error recovery is required. If the system detects the deassertion of MMCM lock, Xilinx recommends that you reset the MMCM. The recommended approach is to reset the MMCM after the MMCM input clock recovers (if MMCM reset occurs before the input reference clock recovers, the MMCM might never relock). After MMCM is reset, wait for MMCM to lock and then reset the PIPE Wrapper as normally done. Currently this port is tied High.

Table 3-53: Clocking Interface Signals

The Clocking architecture is described in detail in the Use Model chapter of the 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476) [Ref 13].

# **FPGA Configuration**

This section discusses how to configure the 7 series FPGA so that the device can link up and be recognized by the system. This information is provided for you to choose the correct FPGA configuration method for the system and verify that it works as expected.

This section discusses how specific requirements of the *PCI Express Base Specification* and *PCI Express Card Electromechanical Specification* [Ref 2] apply to FPGA configuration.



**RECOMMENDED:** Where appropriate, Xilinx recommends that you read the actual specifications for detailed information.



See Tandem PROM for more information on meeting configuration requirements after reading this section.

This section contains these subsections:

- Configuration Terminology: Defines terms used in this section.
- Configuration Access Time: Several specification items govern when an Endpoint device needs to be ready to receive configuration accesses from the host (Root Complex).
- Board Power in Real-World Systems: Understanding real-world system constraints related to board power and how they affect the specification requirements.
- Recommendations: Describes methods for FPGA configuration and includes sample issue analysis for FPGA configuration timing issues.

# **Configuration Terminology**

In this section, these terms are used to differentiate between FPGA configuration and configuration of the PCI Express<sup>®</sup> device:

- Configuration of the FPGA. FPGA configuration is used.
- Configuration of the PCI Express device. After the link is active, *configuration* is used.

## **Configuration Access Time**

In standard systems for PCI Express, when the system is powered up, configuration software running on the processor starts scanning the PCI Express bus to discover the machine topology.

The process of scanning the PCI Express hierarchy to determine its topology is referred to as the *enumeration process*. The root complex accomplishes this by initiating configuration transactions to devices as it traverses and determines the topology.

All PCI Express devices are expected to have established the link with their link partner and be ready to accept configuration requests during the enumeration process. As a result, there are requirements as to when a device needs to be ready to accept configuration requests after power-up; if the requirements are not met, this occurs:

- If a device is not ready and does not respond to configuration requests, the root complex does not discover it and treats it as non-existent.
- The operating system does not report the existence of the device, and the user application is not able to communicate with the device.

Choosing the appropriate FPGA configuration method is key to ensuring the device is able to communicate with the system in time to achieve link up and respond to the configuration accesses.



## **Configuration Access Specification Requirements**

Two PCI Express specification items are relevant to configuration access:


1. Section 6.6 of *PCI Express Base Specification*, rev 1.1 states "A system must guarantee that all components intended to be software visible at boot time are ready to receive Configuration Requests within 100 ms of the end of Fundamental Reset at the Root Complex." For detailed information about how this is accomplished, see the specification [Ref 2].

Xilinx compliance to this specification is validated by the PCI Express-CV tests. The PCI Special Interest Group (PCI-SIG) provides the PCI Express Configuration Test Software to verify the device meets the requirement of being able to receive configuration accesses within 100 ms of the end of the fundamental reset. The software, available to any member of the PCI-SIG, generates several resets using the in-band reset mechanism and PERST# toggling to validate robustness and compliance to the specification.

 Section 6.6 of PCI Express Base Specification v1.1 [Ref 2] defines three parameters necessary "where power and PERST# are supplied." The parameter T<sub>PVPERL</sub> applies to FPGA configuration timing and is defined as:

T<sub>PVPERL</sub> - PERST# must remain active at least this long after power becomes valid.

The PCI Express Base Specification does not give a specific value for  $T_{PVPERL}$  – only its meaning is defined. The most common form factor used with the core is an ATX-based form factor. The PCI Express Card Electromechanical Specification [Ref 2] focuses on requirements for ATX-based form factors. This applies to most designs targeted to standard desktop or server type motherboards. Figure 3-91 shows the relationship between Power Stable and PERST#.





Section 2.6.2 of the PCI Express Card Electromechanical Specification, v1.1 [Ref 2] defines  $T_{PVPREL}$  as a minimum of 100 ms, indicating that from the time power is stable the system reset is asserted for at least 100 ms (as shown in Table 3-54).

Table 3-54:		Specification
10010 0 0 1.	PVPERL	opeenication

Symbol	Parameter	Min	Max	Units
T <sub>PVPERL</sub>	Power stable to PERST# inactive	100		ms

From Figure 3-91 and Table 3-54, it is possible to obtain a simple equation to define the FPGA configuration time as follows:

FPGA Configuration Time ≤ T <sub>PWRVLD</sub> + T <sub>PVPERL</sub>	Equation 3-1

Given that  $T_{PVPERL}$  is defined as 100 ms minimum, this becomes:

FPGA Configuration Time $\leq T_{PWRVLD}$ + 100 ms	Equation 3-2
--	--------------

**Note:** Although  $T_{PWRVLD}$  is included in Equation 3-2, it has yet to be defined in this discussion because it depends on the type of system in use. The Board Power in Real-World Systems section defines  $T_{PWRVLD}$  for both ATX-based and non ATX-based systems.


FPGA configuration time is only relevant at cold boot; subsequent warm or hot resets do not cause reconfiguration of the FPGA. If the design appears to be having issues due to FPGA configuration, you should issue a warm reset as a simple test, which resets the system, including the PCI Express link, but keeps the board powered. If the issue does not appear, the issue could be FPGA configuration time related.

www.xilinx.com

# **Board Power in Real-World Systems**

Several boards are used in PCI Express systems. The *ATX Power Supply Design* specification, endorsed by Intel, is used as a guideline and for this reason followed in the majority of mother boards and 100% of the time if it is an Intel-based motherboard. The relationship between power rails and power valid signaling is described in the *ATX 12V Power Supply Design Guide* [Ref 24]. Figure 3-92, redrawn here and simplified to show the information relevant to FPGA configuration, is based on the information and diagram found in section 3.3 of the *ATX 12V Power Supply Design Guide*. For the entire diagram and definition of all parameters, see the *ATX 12V Power Supply Design Guide*.

Figure 3-92 shows that power stable indication from Figure 3-91 for the PCI Express system is indicated by the assertion of PWR\_OK. PWR\_OK is asserted High after some delay when the power supply has reached 95% of nominal.



### Figure 3-92: ATX Power Supply

Figure 3-92 shows that power is valid before PWR\_OK is asserted High. This is represented by T3 and is the PWR\_OK delay. The *ATX 12V Power Supply Design Guide* defines PWR\_OK as 100 ms < T3 < 500 ms, indicating that from the point at which the power level reaches 95% of nominal, there is a minimum of at least 100 ms but no more than 500 ms of delay before PWR\_OK is asserted. Remember, according to the *PCI Express Card Electromechanical Specification* [Ref 2], the PERST# is guaranteed to be asserted a minimum of 100 ms from when power is stable indicated in an ATX system by the assertion of PWR\_OK.

www.xilinx.com

Again, the FPGA configuration time equation is:

FPGA Configuration Time  $\leq T_{PWRVLD}$  + 100 msEquation 3-3

 $T_{PWRVLD}$  is defined as PWR\_OK delay period; that is,  $T_{PWRVLD}$  represents the amount of time that power is valid in the system before PWR\_OK is asserted. This time can be added to the amount of time the FPGA has to configure. The minimum values of T2 and T4 are negligible and considered zero for purposes of these calculations. For ATX-based motherboards, which represent the majority of real-world motherboards in use,  $T_{PWRVLD}$  can be defined as:

$$100 \text{ ms} \le \text{T}_{PWRVLD} \le 500 \text{ ms}$$
 Equation 3-4

This provides these requirements for FPGA configuration time in both ATX and non-ATX-based motherboards:

- FPGA Configuration Time ≤ 200 ms (for ATX based motherboard)
- FPGA Configuration Time ≤ 100 ms (for non-ATX based motherboard)

The second equation for the non-ATX based motherboards assumes a  $T_{PWRVLD}$  value of 0 ms because it is not defined in this context. Designers with non-ATX based motherboards should evaluate their own power supply design to obtain a value for  $T_{PWRVLD}$ .

This section assumes that the FPGA power ( $V_{CCINT}$ ) is stable before or at the same time that PWR\_OK is asserted. If this is not the case, then additional time must be subtracted from the available time for FPGA configuration.



**IMPORTANT:** Avoid designing add-in cards with staggered voltage regulators with long delays.

## Hot Plug Systems

Hot Plug systems generally employ the use of a Hot-Plug Power Controller located on the system motherboard. Many discrete Hot-Plug Power Controllers extend  $T_{PVPERL}$  beyond the minimum 100 ms. Add-in card designers should consult the Hot-Plug Power Controller data sheet to determine the value of  $T_{PVPERL}$ . If the Hot-Plug Power Controller is unknown, then a  $T_{PVPERL}$  value of 100 ms should be assumed.

## Recommendations

In addition, an external clock source can be supplied to the external master configuration clock (EMCCLK) pin to ensure a consistent configuration clock frequency for all conditions. See 7 Series FPGAs Configuration User Guide (UG470) [Ref 7] for descriptions of the BPI configuration mode and EMCCLK pin. This section discusses these recommendations and includes sample analysis of potential issues that might arise during FPGA configuration.

## FPGA Configuration Times for 7 Series Devices

During power-up, the FPGA configuration sequence is performed in four steps:

- 1. Wait for power on reset (POR) for all voltages (V<sub>CCINT</sub>, V<sub>CCAUX</sub>, and VCCO\_0) in the FPGA to trip, referred to as POR Trip Time.
- 2. Wait for completion (deassertion) of INIT\_B to allow the FPGA to initialize before accepting a bitstream transfer.

**Note:** As a general rule, steps 1 and 2 require  $\leq$  50 ms

- 3. Wait for assertion of DONE, the actual time required for a bitstream to transfer depends on:
  - Bitstream size
  - Clock (CCLK) frequency
  - Transfer mode (and data bus width) from the flash device
    - SPI = Serial Peripheral Interface (x1, x2, or x4)
    - BPI = Byte Peripheral Interface (x8 or x16)

Bitstream transfer time can be estimated using this equation.

Bitstream transfer time = (bitstream size in bits)/(CCLK frequency)/ (data bus width in bits) Equation 3-5

For detailed information about the configuration process, see the 7 Series FPGAs Configuration User Guide (UG470) [Ref 7].

## Sample Issue Analysis

This section presents data from an ASUS PL5 system to demonstrate the relationships between Power Valid, FPGA Configuration, and PERST#. Figure 3-93 shows a case where the Endpoint failed to be recognized due to a FPGA configuration time issue. Figure 3-94 shows a successful FPGA configuration with the Endpoint being recognized by the system.

## **Failed FPGA Recognition**

Figure 3-93 illustrates an example of a cold boot where the host failed to recognize the Xilinx FPGA. Although a second PERST# pulse assists in allowing more time for the FPGA to configure, the slowness of the FPGA configuration clock (2 MHz) causes configuration to complete well after this second deassertion. During this time, the system enumerated the bus and did not recognize the FPGA.



# amd**a** Xilinx




Figure 3-93: Host Fails to Recognize FPGA Due to Slow Configuration Time

### **Successful FPGA Recognition**

Figure 3-94 illustrates a successful cold boot test on the same system. In this test, the CCLK was running at 50 MHz, allowing the FPGA to configure in time to be enumerated and recognized. The figure shows that the FPGA began initialization approximately 250 ms before PWR\_OK. DONE going High shows that the FPGA was configured even before PWR\_OK was asserted.




Figure 3-94: Host Successfully Recognizes FPGA



## Workarounds for Closed Systems

For failing FPGA configuration combinations, designers might be able to work around the issue in closed systems or systems where they can guarantee behavior. These options are not recommended for products where the targeted end system is unknown.

1. Check if the motherboard and BIOS generate multiple PERST# pulses at start-up. This can be determined by capturing the signal on the board using an oscilloscope. This is similar to what is shown in Figure 3-93. If multiple PERST# pulses are generated, this typically adds extra time for FPGA configuration.

Define  $T_{PERSTPERIOD}$  as the total sum of the pulse width of PERST# and deassertion period before the next PERST# pulse arrives. Because the FPGA is not power cycled or reconfigured with additional PERST# assertions, the  $T_{PERSTPERIOD}$  number can be added to the FPGA configuration equation.

```
FPGA Configuration Time \le T_{PWRVLD} + T_{PERSTPERIOD} + 100 ms \qquad Equation 3-6
```

2. In closed systems, it might be possible to create scripts to force the system to perform a warm reset after the FPGA is configured, after the initial power-up sequence. This resets the system along with the PCI Express subsystem allowing the device to be recognized by the system.

# **Design Flow Steps**

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado<sup>®</sup> design flows and the Vivado IP integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [Ref 21]
- Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 17]
- Vivado Design Suite User Guide: Getting Started (UG910) [Ref 16]
- Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 18]

# **Customizing and Generating the Core**

This section includes information on using the Vivado Design Suite to customize and generate the core.

**Note:** If you are customizing and generating the core in the IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 21] for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this section. To view the parameter value you can run the validate\_bd\_design command in the Tcl Console.

The 7 Series FPGAs Integrated Block for PCI Express<sup>®</sup> core is a fully configurable and highly customizable solution. In the Vivado Integrated Design Environment (IDE), you can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog.
- 2. Double-click the selected IP, or select the **Customize IP** command from the toolbar or right-click menu.

The Customize IP dialog box for the 7 Series FPGAs Integrated Block for PCI Express consists of two modes: Base Mode and Advanced Mode. To select a mode, use the **Mode** drop-down list on the first page of the Customize IP dialog box.



For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 17], and the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 16].

*Note:* Figures in this chapter are illustrations of the Vivado IDE. This layout might vary from the current version.

# Base Mode

The Base mode parameters are explained in this section.

### Basic

The initial customization page shown in Figure 4-1 is used to define the basic parameters for the core, including the component name, lane width, and link speed.

Show disabled ports	Component Name pcie_7x_0				
	Basic IDs BARs Core Capabilities Interrupts				
	Mode Basic -				
	Device Port Type PCI Express Endpoint device   Xilinx Development Board None				
	PCIe Block Location X0Y0   Silicon Revision GES and Production				
	Number of Lanes Maximum Link Speed				
	Lane Width X1 - @ 2.5 GT/s 0 5.0 GT/s				
∰⇔s_axis_tx    ⊕pipe_clock m_axis_rx⊕	AXI Interface Frequency AXI Interface Width				
<pre></pre>	Frequency (MHz) 62.5 AXI Interface Width 64 bit				
+prie_cfg_mgmt user_clk_out +prie2_pl user_reset_out	Reference Clock Frequency (MHz)				
sys_clk user_Ink_up sys_rst_n user_app_rdy	Tandem Configuration				
-pcie_drp_clk	● None ○ Tandem PROM (Refer PG054) ○ Tandem PCIe (Refer PG054)				
	PIPE Mode Simulations				
	None     O Enable Pipe Simulation     O Enable External PIPE Interface				
	Enable External STARTUP primitive				
	Additional Transceiver Control and Status Ports				
4] [F]	•				

Figure 4-1: Basic Parameters

### **Component Name**

Base name of the output files generated for the core. The name must begin with a letter and can be composed of these characters: a to z, 0 to 9, and "\_."

### Mode

Allows to select the Basic or Advanced mode of the configuration of the core.



### Device / Port Type

Indicates the PCI Express logical device type.

### **PCIe Block Location**

Selects from the Integrated Blocks available to enable generation of location specific constraint files and pinouts.

This option is not available if a Xilinx Development Board is selected.

### Xilinx Development Board

Selects the Xilinx Development Board to enable the generation of Xilinx Development Board specific constraints files.

### **Silicon Revision**

Selects the Silicon Revision. The possible options are Initial\_ES or GES\_and\_Production.

### Number of Lanes

The 7 Series FPGAs Integrated Block for PCI Express requires the selection of the initial lane width. Table 4-1 defines the available widths and associated generated core. Wider lane width cores are capable of training down to smaller lane widths if attached to a smaller lane-width device. See Link Training: 2-Lane, 4-Lane, and 8-Lane Components for more information.

Table 4-1:	Lane Width and Product Generated

Lane Width	Product Generated	
x1	1-Lane 7 Series FPGAs Integrated Block for PCI Express	
x2	2-Lane 7 Series FPGAs Integrated Block for PCI Express	
x4	4-Lane 7 Series FPGAs Integrated Block for PCI Express	
x8	8-Lane 7 Series FPGAs Integrated Block for PCI Express	

### **Maximum Link Speed**

The 7 Series FPGAs Integrated Block for PCI Express allows the selection of maximum link speed supported by the device. Table 4-2 defines the lane widths and link speeds supported by the device. Higher link speed cores are capable of training to a lower link speed if connected to a lower link speed capable device.

Table 4-2:	Lane	Width	and	Link	Speed
------------	------	-------	-----	------	-------

Lane Width	Link Speed	
x1	2.5 Gb/s, 5 Gb/s	
x2	2.5 Gb/s, 5 Gb/s	

### Table 4-2: Lane Width and Link Speed

Lane Width	Link Speed	
x4	2.5 Gb/s, 5 Gb/s	
x8	2.5 Gb/s, 5 Gb/s	

### AXI Interface Frequency

It is possible to select the clock frequency of the core user interface. Each lane width provides multiple frequency choices: a default frequency, and alternative frequencies, as defined in Table 4-3.



**RECOMMENDED:** Where possible, use the default frequency.

Selecting the alternate frequencies does not result in a difference in throughput in the core, but does allow the user application to run at an alternate speed.

Product	Link Speed (Gb/s)	Interface Width <sup>(1)</sup> (Bits)	Recommended Frequency (MHz)	Optional Frequency (MHz) <sup>(2)</sup>
1-lane	2.5	64	62.5	125, 250
1-lane	5	64	62.5	125, 250
2-lane	2.5	64	62.5	125, 250
2-lane	5	64	125	250
4-lane	2.5	64	125	250
4-lane	5	64	250	-
4-lane	5	128	125	-
8-lane	2.5	64	250	-
8-lane	2.5	128	125	-
8-lane	5	128	250	-

 Table 4-3:
 Recommended and Optional Transaction Clock (user\_clk\_out) Frequencies

### Notes:

1. Interface width is a static selection and does not change with dynamic link speed changes.

2. For all Artix-7 devices when speed grade -1, -1i, -1l, -1m or -1q is selected, a 250 MHz optional frequency is not supported. The only supported frequencies are 62.5 MHz and 125 MHz.

## AXI Interface Width

The 7 Series FPGAs Integrated Block for PCI Express allows the selection of interface width, as defined in Table 4-4. The default interface width is the lowest possible interface width.



Lane Width	Link Speed (Gb/s)	Interface Width (Bits)
X1	2.5, 5.0	64
X2	2.5, 5.0	64
X4	2.5	64
X4	5.0	64, 128
X8	2.5	64, 128
X8	5.0	128

#### Table 4-4: Lane Width, Link Speed, and Interface Width

#### **Reference Clock Frequency**

Selects the frequency of the reference clock provided on sys\_clk. For information about clocking the core, see Clocking and Resets in Chapter 3.

#### **Tandem Configuration**

The radio buttons, None, Tandem PROM and Tandem PCIe, allow you to choose the Tandem Configuration. The devices supported are K325T, K410T, K420T, V485T, and K160T. For Zynq 7Z030, 7Z045 and 7Z100 devices, only the Tandem PROM option is available. They do not support Tandem PCIe mode.

#### PIPE Mode Simulations

This group box provides two radio buttons to select either of two PIPE mode simulation mechanisms.

- **None**: No PIPE mode simulation is available. This is the default value.
- Enable Pipe Simulation: When selected, this option generates the core that can be simulated with PIPE interfaces connected. This option is enabled for both Endpoint and Root Port configurations only when the Shared Logic (clocking) in example design option is selected (see Shared Logic).
- Enable External PIPE Interface: When selected, this option enables an external third-party bus functional model (BFM) to connect to the PIPE interface of the Integrated Block for PCIe. This feature has been tested only with BFM from Avery Design Systems (XAPP1184 [Ref 23]). For more information, see PIPE Mode Simulations.

### **Enable External GT Channel DRP**

The external GT channel DRP ports are pulled out to the core top.

- ext\_ch\_gt\_drpdo[15:0]
- ext\_ch\_gt\_drpdi[15:0]
- ext\_ch\_gt\_drpen[0:0]



- ext\_ch\_gt\_drwe[0:0]
- ext\_ch\_gt\_drprdy[:0]
- ext\_ch\_gt\_drpaddr[8:0]

gt\_ch\_drp\_rdy indicates that external GT channel DRP is ready to use and not in use by internal logic.

#### **Enable External Startup Primitive**

This option enables the STARTUP primitive. By default, this parameter is currently disabled.

#### Additional Transceiver Control and Status Ports

Ports are described in Additional Transceiver Control and Status Ports in Appendix B.

## Identifiers (IDs)

The IDs page shown in Figure 4-2 is used to customize the IP initial values, class code, and Cardbus CIS pointer information.

Component Name pcie_7x_0				
Basic IDS BARs Core Capabilities Interrupts				
ID Initial Values				
Vendor ID	10EE Sange: 0000FFFF			
Device ID	7011 8 Range: 0000FFFF			
Revision ID	00 Range: 00FF			
Subsystem Vendor ID	10EE Sange: 0000FFFF			
Subsystem ID	0007 Construction Range: 0000FFFF			
Class Code				
Use Class Code Loo				
Base Class Menu	Simple communication controllers			
Base Class Value	05 Sange: 00FF			
Sub Class Interface Mer	Generic XT compatible serial controller			
Sub Class Value	80 S Range: 00FF			
Interface Value	00 Range: 00FF			
Class Code (Hex):	058000			
Cardbus CIS Pointer 0000	0000 SI Range: 00000000FFFFFFF			
	OK Cancel			

Figure 4-2: Identifier Parameters

# AMD7 XILINX

### **ID Initial Values**

- **Vendor ID**: Identifies the manufacturer of the device or application. Valid identifiers are assigned by the PCI Special Interest Group to guarantee that each identifier is unique. The default value, 10EEh, is the Vendor ID for Xilinx. Enter a vendor identification number here. FFFFh is reserved.
- **Device ID**: A unique identifier for the application; the default value, which depends on the configuration selected, is 70<*link speed*><*link width*>h. This field can be any value; change this value for the application.



**IMPORTANT:** Since this Device ID parameter is evaluated based on the device family (7 in case of 7 series IPs), EP, or RP mode, link width and link speed, it is expected to change whenever any of these parameters changes. For example, if the value of the Device ID is changed first and then any one of the link speed, link width, EP, or RP is changed, then the Device ID value is re-evaluated and replaces the previous value set by you. Hence, Xilinx recommends changing the link width, link speed, and Device Port type first and then the Device ID value.

- **Revision ID**: Indicates the revision of the device or application; an extension of the Device ID. The default value is 00h; enter values appropriate for the application.
- **Subsystem Vendor ID**: Further qualifies the manufacturer of the device or application. Enter a Subsystem Vendor ID here; the default value is 10EE. Typically, this value is the same as Vendor ID. Setting the value to 0000h can cause compliance testing issues.
- **Subsystem ID**: Further qualifies the manufacturer of the device or application. This value is typically the same as the Device ID; the default value depends on the lane width and link speed selected. Setting the value to 0000h can cause compliance testing issues.

### **Class Code**

The Class Code identifies the general function of a device, and is divided into three byte-size fields:

- **Base Class**: Broadly identifies the type of function performed by the device.
- **Sub-Class**: More specifically identifies the device function.
- **Interface**: Defines a specific register-level programming interface, if any, allowing device-independent software to interface with the device.

Class code encoding can be found at www.pcisig.com.

## **Class Code Look-up Assistant**

The Class Code Look-up Assistant provides the Base Class, Sub-Class, and Interface values for a selected general function of a device. This Look-up Assistant tool only displays the three values for a selected function. You must enter the values in Class Code for these values to be translated into device settings.





### **Cardbus CIS Pointer**

Used in cardbus systems and points to the Card Information Structure for the cardbus card. If this field is non-zero, an appropriate Card Information Structure must exist in the correct location. The default value is 0000\_0000h; the value range is 0000\_0000h-FFFF\_FFFFh.

## Base Address Registers (BARs)

The Base Address Register (BAR) page shown in Figure 4-3 sets the base address register space for the Endpoint configuration. Each BAR (0 through 5) represents a 32-bit parameter.

Series Integrated Block for PCI Express		
Basic IDs BARs Core Capabilities Interrupts		
Base Address Registers (BARs) serve two purposes. Initially, they	r serve as a mechanism for the device to request blocks of address space in the system memory to the device, the Base Address Registers are programmed with addresses and the device uses	
r Ins mormation to perform address decoding. □ Ø Bar0 Enabled	Barl Enabled	
Type Memory 🔽 🗆 64 bit 🗆 Prefetchable	Type N/A T 64 bit Prefetchable	
Size Unit Kilobytes T Size Value 2 T	Size Unit Kilobytes V Size Value 2 V	
Value (Hex): FFFF800	Value (Hex): 00000000	
Bar2 Enabled	Bar3 Enabled	
Type N/A 🔹 🗆 64 bit 🗆 Prefetchable	Type N/A 🔽 🗅 64 bit 🗌 Prefetchable	
Size Unit Kilobytes 💌 Size Value 2 💌	Size Unit Kilobytes 💌 Size Value 2	
Value (Hex): 00000000	Value (Hex): 00000000	
🕝 🗆 Bar4 Enabled	Bar5 Enabled	
Type N/A 🔽 🛛 64 bit 🗌 Prefetchable	Type N/A 💌 🗆 Prefetchable	
Size Unit Kilobytes 🔻 Size Value 2 💌	Size Unit Kilobytes Size Value 2	
Value (Hex): 00000000	Value (Hex): 00000000	
Expansion Rom Enabled		
Size 2 💌 Kilobytes 💌		

Figure 4-3: BAR Parameters

### **Base Address Register Overview**

The 7 Series FPGAs Integrated Block for PCI Express in Endpoint configuration supports up to six 32-bit BARs or three 64-bit BARs, and the Expansion ROM BAR. The 7 Series FPGAs Integrated Block for PCI Express in Root Port configuration supports up to two 32-bit BARs or one 64-bit BAR, and the Expansion ROM BAR.

BARs can be one of two sizes:

• **32-bit BARs**: The address space can be as small as 128 bytes or as large as 2 gigabytes. Used for Memory to I/O.



• **64-bit BARs**: The address space can be as small as 128 bytes or as large as 8 exabytes. Used for Memory only.

All BAR registers share these options:

- **Checkbox**: Click the checkbox to enable the BAR; deselect the checkbox to disable the BAR.
- **Type**: BARs can either be I/O or Memory.
  - I/O: I/O BARs can only be 32-bit; the Prefetchable option does not apply to I/O BARs. I/O BARs are only enabled for the Legacy PCI Express Endpoint core.
  - Memory: Memory BARs can be either 64-bit or 32-bit and can be prefetchable.
     When a BAR is set as 64 bits, it uses the next BAR for the extended address space and makes the next BAR inaccessible to you.
- **Size**: The available Size range depends on the PCIe<sup>®</sup> Device/Port Type and the Type of BAR selected. Table 4-5 lists the available BAR size ranges.

#### Table 4-5: BAR Size Ranges for Device Configuration

PCIe Device / Port Type	BAR Type	BAR Size Range
PCI Express Endpoint	32-bit Memory	128 Bytes – 2 Gigabytes
	64-bit Memory	128 Bytes – 8 Exabytes
	32-bit Memory	16 Bytes – 2 Gigabytes
Legacy PCI Express Endpoint	64-bit Memory	16 Bytes – 8 Exabytes
	I/O	16 Bytes – 2 Gigabytes

- **Prefetchable**: Identifies the ability of the memory space to be prefetched.
- Value: The value assigned to the BAR based on the current selections.

For more information about managing the Base Address Register settings, see Managing Base Address Register Settings.

### **Expansion ROM Base Address Register**

If selected, the Expansion ROM is activated and can be a value from 2 KB to 4 GB. According to the *PCI 3.0 Local Bus Specification* [Ref 2], the maximum size for the Expansion ROM BAR should be no larger than 16 MB. Selecting an address space larger than 16 MB might result in a non-compliant core.

### **Managing Base Address Register Settings**

Memory, I/O, Type, and Prefetchable settings are handled by setting the appropriate settings for the desired base address register.



Memory or I/O settings indicate whether the address space is defined as memory or I/O. The base address register only responds to commands that access the specified address space. Generally, memory spaces less than 4 KB in size should be avoided. The minimum I/ O space allowed is 16 bytes; use of I/O space should be avoided in all new designs.

Prefetchability is the ability of memory space to be prefetched. A memory space is prefetchable if there are no side effects on reads (that is, data is not destroyed by reading, as from a RAM). Byte write operations can be merged into a single double word write, when applicable.

When configuring the core as an Endpoint for PCIe (non-Legacy), 64-bit addressing must be supported for all BARs (except BAR5) that have the prefetchable bit set. 32-bit addressing is permitted for all BARs that do not have the prefetchable bit set. The prefetchable bit related requirement does not apply to a Legacy Endpoint. The minimum memory address range supported by a BAR is 128 bytes for a PCI Express Endpoint and 16 bytes for a Legacy PCI Express Endpoint.

### **Disabling Unused Resources**

For best results, disable unused base address registers to conserve system resources. A base address register is disabled when unused BARs are deselected.

## **Core Capabilities**

The Core Capabilities parameters shown in Figure 4-4 is used to customize the IP initial values, class code, and Cardbus CIS pointer information.

# AMD**7** XILINX

Customize 7 Series In			Customize IP				
ptions.	ntegrated Block for specifying IP						
ons		PAGE MANY					
eries Integra	ated Block for I	PCI Express					
nponent Name pcie	∋_7x_v1_7_0						
Basic IDs BARs	Core Capabilities	Interrupts					
Capabilities Registe	r	<b>☆</b> De	vice Capabilities Register				\$
Capability Version (F		NAME DISCOUNTS	x Payload Size	512 bytes 🔻			1.00
Device Port / Type	and the second sec						
Slot Implemente		De De	vice Capabilities Register (Hex):	00000E02			
Capabilities Registe	r (Hex): 0002						
BRAM Configuration	Ontione						â
-							^
Buffering Optimi	zed for Bus Mastering A	Applications 🗌 Finite Co	ompletions				
Performance Level	Transmit TLPs Buffered	Receiver Buffer Size (bytes)	Posted Header/Data Credits	Non-posted Header/Data Credits	Completion Header/Data Credits	Total BRAMS Required	
High	15	8192	32/181	12/24	36/205	4	
		16384	32/437	12/24	36/461	8	
	30						
Disable Completic	on Timeout						
Disable Completic	on Timeout Rang	je B 🔻					
Disable Completic completion Timeout Cupported Ranges	on Timeout Rang	je B 🔽					
Disable Completic completion Timeout Supported Ranges Range A: 50µs to 10r	n Timeout Rang B ms	je B 🔽					
Disable Completic completion Timeout Supported Ranges Range A: 50µs to 10r Range B: 10ms to 25	on Timeout Rang S ms iOms	je B 🔽					
Disable Completic Completion Timeout Supported Ranges Range A: 50µs to 10r Range B: 10ms to 25 Range C: 250ms to 4	on Timeout Rang S ms iOms	je B 🔻					
Disable Completion Completion Timeout Supported Ranges Hange A: 50µs to 10r Range B: 10ms to 25 Range C: 250ms to 4 Range D: 4s to 64s	en Timeout Rang S ms Joms Js						
Disable Completion Completion Timeout Supported Ranges Hange A: 50µs to 10r Range B: 10ms to 25 Range C: 250ms to 4 Range D: 4s to 64s	en Timeout Rang S ms Joms Js						
Disable Completion Completion Timeout Supported Ranges Hange A: 50µs to 10r Range B: 10ms to 25 Range C: 250ms to 4 Range D: 4s to 64s	en Timeout Rang S ms Joms Js						
Disable Completion Completion Timeout Supported Ranges Range A: 50µs to 10r Range B: 10ms to 25 Range C: 250ms to 4 Range D: 4s to 64s Device Capabilities 2	en Timeout Rang S ms Joms Js						
Disable Completion Completion Timeout Supported Ranges Range A: 50µs to 10r Range B: 10ms to 25 Range C: 250ms to 4 Range D: 4s to 64s	en Timeout Rang S ms Joms Js						

Figure 4-4: Core Capabilities Parameters

### **Capabilities Register**

- **Capability Version**: Indicates the PCI-SIG<sup>®</sup> defined PCI Express capability structure version number; this value cannot be changed.
- **Device Port Type**: Indicates the PCI Express logical device type.
- **Slot Implemented**: Indicates the PCI Express Link associated with this port is connected to a slot. Only valid for a Root Port of a PCI Express Root Complex or a Downstream Port of a PCI Express Switch.
- **Capabilities Register**: Displays the value of the Capabilities register presented by the integrated block, and is not editable.

### **Device Capabilities Register**

- **Max Payload Size**: Indicates the maximum payload size that the device/function can support for transaction layer packets (TLPs).
- **Device Capabilities Register**: Displays the value of the Device Capabilities register presented by the integrated block and is not editable.



### **Block RAM Configuration Options**

- **Buffering Optimized for Bus Mastering Applications**: Causes the device to advertise to its Link Partner credit settings that are optimized for Bus Mastering applications.
- **Performance Level**: Selects the Performance Level settings, which determines the Receiver and Transmitter Sizes. The table displayed specifies the Receiver and Transmitter settings number of TLPs buffered in the Transmitter, the Receiver Size, the Credits advertised by the Core to the Link Partner and the Number of Block RAMs required for the configuration, corresponding to the Max Payload Size selected, for each of the Performance Level options.
- **Finite Completions**: If selected, causes the device to advertise to the Link Partner the actual amount of space available for Completions in the Receiver. For an Endpoint, this is not compliant to the *PCI Express Base Specification, rev. 2.1*, as Endpoints are required to advertise an infinite amount of completion space.

### **Device Capabilities 2 Register**

This section sets the Device Capabilities 2 register.

- **Completion Timeout Disable Supported**: Indicates support for Completion Timeout Disable mechanism
- **Completion Timeout Ranges Supported**: Indicates Device Function support for the optional Completion Timeout mechanism.



**RECOMMENDED:** Do not let the Completion Timeout mechanism expire in less than 10 ms.

• **Device Capabilities2 Register**: Displays the value of the Device Capabilities2 Register sent to the Core and is not editable.

### Interrupts

The Interrupt parameters in Figure 4-5 sets the Legacy Interrupt Settings, and MSI Capabilities.

ptions. ans bries Integrated Block for PCI Express aponent Name pcie 7x v1 7 0 Basic IDS BARs Core Capabilities Interrupts Legacy Interrupt Settings 2 Enable IntX Interrupt PIN INTA •		Customize IP	
eries Integrated Block for PCI Express ponent Name [zcie_7x_V1_7_0 Basic [IDS] BARS [Core Capabilities Interrupts Legacy Interrupt Settings	Customize 7 Series Integrated Block for PCI Express (1.7) by specifying IP Options.		
ipponent Name pole     Basic IDS   BAsic Core Capabilities   Interrupt Settings     Interrupt PIN INTA *     MSI Capabilities 2   Interrupt Settings 2   Interrupt PIN Inta *     MSI Capabilities 2   Interrupt Settings 2     Interrupt PIN Inta *     MSI Capabilities 2     Interrupt PIN Inta *     Interrupt PIN Interrupt PIN     Interrupt			
Basic IDS BARS Core Capabilities Interrupts  Legacy Interrupt Settings  C Enable InX Interrupt PIN INTA  MSI Capabilities  6 Abit Address Capable  Multiple Message Capable  Per Vector Masking Capable	eries Integrated Block for PCI Express	S	
Legacy Interrupt Settings	mponent Name pcie_7x_v1_7_0		
	Basic IDs BARs Core Capabilities Interrupts		
Interrupt PN INTA   MSI Capabilities  S Capability Structure  G 64 bit Address Capable  Multiple Message Capable  Per Vector Masking Capable	Legacy Interrupt Settings		\$
MSI Capabilities	☑ Enable IntX		
Enable MSI Capability Structure 64 bit Address Capable Multiple Message Capable Per Vector Masking Capable	Interrupt PIN INTA 💌		
Enable MSI Capability Structure 64 bit Address Capable Multiple Message Capable Per Vector Masking Capable	MSI Capabilities		\$
Multiple Message Capable  Per Vector Masking Capable			
Per Vector Masking Capable			
vanced Options	Per Vector Masking Capable		
vanced Options			
vanced Options			
vanced Options			
tvanced Options			
vanced Options			
vanced Options			
tvanced Options			
hanced Options			
vanced Options			
vanced Options			
Nanced Options			
wanced Options			
tvanced Options			
fvanced Options			
tvanced Options			
tvanced Options			
tvanced Options			
dvanced Options			

Figure 4-5: Interrupts Capabilities

### Legacy Interrupt Settings

- **Enable INTX**: Enables the ability of the PCI Express function to generate INTx interrupts.
- **Interrupt PIN**: Indicates the mapping for Legacy Interrupt messages. A setting of "None" indicates no Legacy Interrupts are used.

*Note:* Only INT A is supported.

### **MSI** Capabilities

- Enable MSI Capability Structure: Indicates that the MSI Capability structure exists.
- **64 bit Address Capable**: Indicates that the function is capable of sending a 64-bit Message Address.
- **Multiple Message Capable**: Selects the number of MSI vectors to request from the Root Complex.
- **Per Vector Masking Capable**: Indicates that the function supports MSI per-vector Masking.

## **Advanced Mode**

The Advanced mode parameters are explained in this section.

### Basic

The Basic parameters for Advanced mode, shown in Figure 4-6, is same as those for Base mode with the addition of the PCIe DRP Ports parameter. For a description of the Base mode parameters, see Basic.

• **PCIe DRP Ports**: Checking this box enables the generation of DRP ports for the PCIe Hard Block, giving you dynamic control over the PCIe Hard Block attributes. This setting can be used to perform advanced debugging. Any modifications to the PCIe default attributes must be made only if directed by Xilinx Technical Support (see Technical Support).

Show disabled ports	Component Name pcie_7x_0						
	Basic IDs BARs Core Capabilities Link Registers Interrupts Power Management Ext Capabilities Ext Capabilit 4 🕨 🖩						
	Mode Advanced -						
	Device Port Type PCI Express Endpoint device  Xilinx Development Board None						
	PCIe Block Location XOYO   Silicon Revision GES and Production						
	Number of Lanes Maximum Link Speed						
	Lane Width X1 - @ 2.5 GT/s 0 5.0 GT/s						
= ⊕s_axis_tx   ⊕pipe_clock m_axis_rx⊕ =	AXI Interface Frequency AXI Interface Width						
φdrp     pcie_7x_mgtφ       φpcie2_cfg_err     pcie2_cfg_statusφ       φpcie2_cfg_interrupt     pcie_cfg_fcφ       φpcie2_cfg_control     pcie2_cfg_msg_rcvdφ	Frequency (MHz) 62.5 TAXI Interface Width 64 bit T						
	Reference Clock Frequency (MHz)						
-sys_clk user_Ink_up -	Tandem Configuration						
= sys_rst_n user_app_rdy = pcie_drp_clk	None     O Tandem PROM (Refer PG054)     O Tandem PCIe (Refer PG054)						
	PIPE Mode Simulations						
	None      Cenable Pipe Simulation      Cenable External PIPE Interface						
	Enable External STARTUP primitive     Enable External GT Channel DRP						
	🗌 Additional Transceiver Control and Status Ports 🛛 🗹 PCIe DRP Ports						
	OK Cancel						

Figure 4-6: Basic Parameters (Advanced mode)

## Identifiers (IDs)

The parameters for Advanced mode are the same as those for Basic mode. See Identifiers (IDs).



## Base Address Registers (BARs)

The parameters for Advanced mode are the same as those for Basic mode. See Base Address Registers (BARs).

## **Core Capabilities**

The Core Capabilities parameters in Advanced mode, shown in Figure 4-7, are same as those in Basic mode, with the addition of the following parameters. For a description of the Basic mode parameters, see Core Capabilities.

			Customize I			
Customize 7 Series Integrate CI Express (1.7) by specifyir Options.						
ons						
eries Integrated I	Block for PCI Expr	ess				
nponent Name pcie_7x_v1_	7_0					
	Capabilities Link Registe		ment Ext Capabilities Ext Capabilit	ies-2 TL Settings DL & PL Se	ttings	
Capabilities Register		Device Capabilities Reg	gister			
Capability Version (Hex):	2	Max Payload Size	512 bytes	•		
Device Port / Type	PCI_Express_Endpoint_dev	vice	Extended Tag Defa	ult		
Slot Implemented		Phantom Functions	No function number bi	ts used 💌		
Capabilities Register (Hex):	0002	Acceptable LOs Latenc				
			·			
		Acceptable L1 Latency				
BRAM Configuration Options	3	Device Capabilities Reg	gister (Hex): 00000E02			
Buffering Optimized for E	Bus Mastering Applications	Finite Completions	Posted	Non-posted	Completion	Total BRAMS
Buffering Optimized for E				Non-posted Header/Data Credits	Completion Header/Data Credits	
Buffering Optimized for E Performance Level	Bus Mastering Applications Transmit TLPs Buffered	Finite Completions Receiver Buffer Size (bytes) 8192	Posted Header/Data Credits 32/181	Header/Data Credits 12/24	Header/Data Credits 36/205	Total BRAMS Required 4
Performance Level	Bus Mastering Applications Transmit TLPs Buffered	Finite Completions Receiver Buffer Size (bytes)	Posted Header/Data Credits	Header/Data Credits	Header/Data Credits	Total BRAMS Required
Buffering Optimized for E Performance Level High	Bus Mastering Applications Transmit TLPs Buffered 15 30	Finite Completions Receiver Buffer Size (bytes) 8192 16384	Posted Header/Data Credits 32/181	Header/Data Credits 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8
Buffering Optimized for E Performance Level High Disable Completion Timete	Sus Mastering Applications Transmit TLPs Buffered 15 30 but	Finite Completions Receiver Buffer Size (bytes) 8192 16384 PCIe 2.1 Specific	Posted Header/Data Credits 32/181	Header/Data Credits 12/24	Header/Data Credits 36/205	Total BRAMS Required 4
Buffering Optimized for t Performance Level High Disable Completion Timeout	Bus Mastering Applications Transmit TLPs Buffered 15 30	Finite Completions Receiver Buffer Size (bytes) 8192 16384 PCIe 2.1 Specific UR Atomic	Posted Header/Data Credits 32/181 32/437	Header/Data Credits 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8
Buffering Optimized for E Performance Level High Disable Completion Timeout Supported Ranges	Sus Mastering Applications Transmit TLPs Buffered 15 30 but	Finite Completions Receiver Buffer Size (bytes) 8192 16384 PCIe 2.1 Specific UR Atomic 32-bit AtomicO Con	Posted Header/Data Credits 32/181 32/437	Header/Data Credits 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8
Buffering Optimized for E Performance Level	Sus Mastering Applications Transmit TLPs Buffered 15 30 but	Finite Completions Receiver Buffer Size (bytes) 8192 16384 PCIe 2.1 Specific UR Atomic	Posted Header/Data Credits 32/181 32/437	Header/Data Credits 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8
Buffering Optimized for t Performance Level High Disable Completion Timeout Supported Ranges Stange A: 50µs to 10ms	Sus Mastering Applications Transmit TLPs Buffered 15 30 but	Finite Completions Receiver Buffer Size (bytes) 8192 16384 PCIe 2.1 Specific UR Atomic 32-bit AtomicO Con	mpleter Supported	Header/Data Credits 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8
Buffering Optimized for t Performance Level High Disable Completion Timeout Supported Ranges Range A: 50µs to 10ms Range &: 10ms to 250ms	Sus Mastering Applications Transmit TLPs Buffered 15 30 but	Finite Completions Receiver Buffer Size (bytes) 8192 16384 PCIe 2.1 Specific UR Atomic 32-bit AtomicOp Com 64-bit AtomicOp Com 64-bit AtomicOp Com	Posted Header/Data Credits 32/181 32/437 mpleter Supported mpleter Supported eter Supported	Header/Data Credits 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8
Buffering Optimized for E Performance Level High Disable Completion Timeout Supported Ranges Range 4: 50us to 10ms Range 6: 250ms to 4s	Sus Mastering Applications Transmit TLPs Buffered 15 30 Sut Range B	Finite Completions Receiver Buffer Size (bytes) B192 16384  PCle 2.1 Specific UR Atomic 32-bit AtomicOp Cor 64-bit AtomicOp Cor 128-bit CAS Complex	Posted Header/Data Credits 32/181 32/437 mpleter Supported mpleter Supported ster Supported ted 00	Header/Data Credits 12/24 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8
Buffering Optimized for t Performance Level High Disable Completion Timeout Supported Ranges Range A: 50µs to 10ms Range C: 250ms to 4s Range C: 250ms to 4s Range C: 54 to 64s	Sus Mastering Applications Transmit TLPs Buffered 15 30 Sut Range B	Finite Completions  Receiver Buffer Size (bytes)  B192 16384  FCle 2.1 Specific UR Atomic 32-bit AtomicOp Coi 64-bit AtomicOp Coi 128-bit CAS Comple TPH Completer Support	Posted Header/Data Credits 32/181 32/437 mpleter Supported mpleter Supported ster Supported ted 00	Header/Data Credits 12/24 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8
Buffering Optimized for t Performance Level High Disable Completion Timeout Supported Ranges Range A: 50µs to 10ms Range C: 250ms to 4s Range C: 250ms to 4s Range C: 54 to 64s	Sus Mastering Applications Transmit TLPs Buffered 15 30 Sut Range B	Finite Completions  Receiver Buffer Size (bytes)  B192 16384  FCle 2.1 Specific UR Atomic 32-bit AtomicOp Coi 64-bit AtomicOp Coi 128-bit CAS Comple TPH Completer Support	Posted Header/Data Credits 32/181 32/437 mpleter Supported mpleter Supported ster Supported ted 00	Header/Data Credits 12/24 12/24	Header/Data Credits 36/205	Total BRAMS Required 4 8

Figure 4-7: Core Capabilities (Advanced Mode)

### **Device Capabilities Register**

- **Extended Tag Field**: Indicates the maximum supported size of the Tag field as a Requester. When selected, indicates 8-bit Tag field support. When deselected, indicates 5-bit Tag field support.
- **Extended Tag Default**: When this field is checked, indicates the default value of bit 8 of the Device Control register is set to 1 to support the Extended Tag Enable Default ECN.
- **Phantom Functions**: Indicates the support for use of unclaimed function numbers to extend the number of outstanding transactions allowed by logically combining unclaimed function numbers (called Phantom Functions) with the Tag identifier. See Section 2.2.6.2 of the *PCI Express Base Specification, rev. 2.1* [Ref 2] for a description of



Tag Extensions. This field indicates the number of most significant bits of the function number portion of Requester ID that are logically combined with the Tag identifier.

- **Acceptable LOs Latency**: Indicates the acceptable total latency that an Endpoint can withstand due to the transition from LOs state to the LO state.
- **Acceptable L1 Latency**: Indicates the acceptable latency that an Endpoint can withstand due to the transition from L1 state to the L0 state.

### **Device Capabilities Register**

- **UR Atomic**: If checked, the core automatically responds to Atomic Operation requests with an Unsupported Request. If unchecked, the core passes Atomic Operations TLPs to the user.
- 32-bit AtomicOp Completer Support: Indicates 32-bit AtomicOp Completer support.
- 64-bit AtomicOp Completer Support: Indicates 64-bit AtomicOp Completer support.
- **128-bit CAS Completer Support**: Indicates 128-bit Compare And Swap completer support.
- **TPH Completer Supported**: Indicates the level of support for TPH completer.

### Link Registers

The Link Registers page is available only when in Advanced mode.

	Customize IP	
Customize 7 Series Integrated Block for PCI Express (1.7) by specifying IP Options.		-
ions		
eries Integrated Block for PCI Expres		
nponent Name pcie_7x_v1_7_0		
Basic IDs BARs Core Capabilities Link Registers	nterrupts Power Management Ext Capabilities Ext Capabilities-2 TL Settings DL & PL Settings	
Link Capabilities Register		\$
Supported Link Speeds (Hex): 1		
Maximum Link Width (Hex):		
ASPM Optionality		
DLL Link Active Reporting Capability		
Link Capabilities Register (Hex): 0003F411		
Link Control Registers		*
Hardware Autonomous Speed Disable		
Read Completion Boundary	ed 🗙 Compliance De-emphasis	\$
© 64 byte 0 128 byte 0 2.5 GT/s	O 5.0 GT/s O -6 dB O -3.5 dB	
Link Control-1 Register (Hex): 0 Link Control-2 f	2gister (Hex): 0000	
Link Status Register		\$
Enable Slot Clock Configuration		
dvanced Options		
	ОК	Can
	UK	L

Figure 4-8: Link Registers (Advanced Mode)



### Link Capabilities Register

This section sets the Link Capabilities register.

- **Supported Link Speed**: Indicates the supported link speed of the given PCI Express Link. This value is set to the **Link Speed** specified in the **Basic** tab and is not editable.
- **Maximum Link Width**: This value is set to the initial lane width specified in the Basic tab and is not editable.
- **ASPM Optionality**: When checked, this field enables ASPM optionally.
- **DLL Link Active Reporting Capability**: Indicates the optional Capability of reporting the DL\_Active state of the Data Link Control and Management State Machine.
- Link Capabilities Register: Displays the value of the Link Capabilities register sent to the core and is not editable.

### **Link Control Register**

- **Hardware Autonomous Speed Disable**: When checked, this field disables the hardware from changing the link speed for device specific reasons other than attempting to correct unreliable link operation by reducing link speed.
- **Read Completion Boundary**: Indicates the Read Completion Boundary for the Root Port.
- **Target Link Speed**: Sets an upper limit on the link operational speed. This is used to set the target Compliance Mode speed. The value is set to the supported link speed and can be edited only if the link speed is set to 5.0 Gb/s.
- **Compliance De-emphasis**: Sets the level of de-emphasis for an Upstream component, when the Link is operating at 5.0 Gb/s. This feature is not editable.
- Link Control Register 1: Displays the value of the Link Control Register sent to the core and is not editable.
- Link Control Register 2: Displays the value of the Link Control 2 Register sent to the core and is not editable.

### **Link Status Register**

• **Enable Slot Clock Configuration**: Indicates that the Endpoint uses the platform-provided physical reference clock available on the connector. Must be cleared if the Endpoint uses an independent reference clock.

## Configuration Register (Only in Root Port Configuration)

The Configuration Register pages is available only when Root Port configuration is selected, and when in Advanced mode.




XILINX	

5

ustomize 7 Series Integrated Block CI Express (1.7) by specifying IP	for		
options ons			
eries Integrated Block	for PCI Express		
ponent Name pcie 7x v1 7 0			
	ties Link Registers Config Registers	Interrupts Power Management Ext Capabilities Ext Capabilities-2 TL Settings	DL & PL Settings
Configuration Register Settings 3			\$
Root Capabilities Register			\$
CRS Software Visibility			
Root Capabilities Register (Hex):	0000000		
Slot Capabilities Register			*
Attention Button Present	Attention Indicator Present		
Power Controller Present	Power Indicator Present		
Hot-Plug Surprise	Hot-Plug Capable		
MRL Sensor Present	🗌 Electromechanical Interlock Prese	int	
No Command Completed Supp	ort		
Slot Power Limit Value	0	Range: 01FFF	
Slot Power Limit Scale	0	Range: 03	
	0	Range: 01FFF	
Physical Slot Number			





### **Root Capabilities Register**

- **CRS Software Visibility**: Indicates the Root Port capability of returning the CRs to software. When set, indicates that the Root Port can return the Configuration Request Retry Status (CRS) completion status to software.
- Root Capabilities Register: Specifies the Root Capabilities Register of the device.

#### **Slot Control Capabilities Register**

- Attention Button Present: Indicates the Attention Button is implemented. When set, indicates that an Attention Button for this slot is implemented on the chassis. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).
- Attention Indicator Present: Indicates the Attention Indicator is implemented. When set, indicates that an Attention Indicator for this slot is implemented on the chassis. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).

- **Power Controller Present**: Indicates the Power Controller is implemented. When set, indicates that a software programmable Power Controller is implemented for this slot. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).
- Power Indicator Present: Indicates the Power Indicator is implemented. When set, indicates that a Power Indicator is implemented on the chassis for this slot. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).
- **Hot-Plug Surprise**: When set, indicates that an adapter in this slot might be removed from the system without any prior notification. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).
- **Hot-Plug Capable**: When set, indicates that this slot is capable of supporting hot-plug operations. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9). The checkbox in the Vivado IDE advertises the capability and it does not do anything. You need to use the presence signal on your card, route it to an input into the FPGA, and use that input as presence detects and writes through the management interface to set the bit.
- **MRL Sensor Present**: Indicates MRL Sensor implemented. When Set, indicates that an MRL (Manually operated Retention Latch) sensor is implemented for this slot, on the chassis. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).
- Electromechanical Interlock Present: When set, indicates that an Electromechanical Interlock is implemented on the chassis for this slot. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).
- No Command Completed Support: When set, indicates that the slot does not generate software notification when an issue command is completed by the Hot-Plug Controller. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).
- Slot Power Limit Value: Specifies the Upper Limit on power supplied to the slot, in combination with Slot Power Limit Scale value. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).



- Slot Power Limit Scale: Specifies the scale used for the Slot Power Limit value. This
  option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root
  Complex." This is enabled only when the Slot Implemented parameter in the Core
  Capabilities tab is selected (see Figure 4-9).
- **Physical Slot Number**: Specifies the Physical Slot Number attached to this port. This field must be hardware initialized to a value that assigns a slot number that is unique within the chassis, regardless of form factor associated with the slot. This option is disabled when "Device\_Port\_Type" is not "Root Port of PCI Express Root Complex." This is enabled only when the Slot Implemented parameter in the Core Capabilities tab is selected (see Figure 4-9).
- Slot Capabilities Register. Specifies the Slot Capabilities Register of the device.

## Interrupts

The Interrupts parameters in Advanced mode are the same as those in Basic mode, with the addition of MSIx Capabilities. For a description of the Basic mode parameters, see Interrupts.

	Customize IP	
Customize 7 Series Integrated Block for PCI Express (1.7) by specifying IP Options.		
tions		
eries Integrated Block for PCI Express		
mponent Name pcie_7x_v1_7_0		
Basic IDs BARs Core Capabilities Link Registers Inte	rrupts Power Management Ext Capabilities Ext Capabilities-2 TL Settings DL & PL Settings	
Legacy Interrupt Settings		\$
Enable IntX		
Interrupt PIN INTA 💌		
MSI Capabilities		\$
Enable MSI Capability Structure		
🗹 64 bit Address Capable		
Multiple Message Capable 1 vector		
Per Vector Masking Capable		
MSIx Capabilities		*
Enable MSIx Capability Structure		
MSIx Table Settings	MSIx Pending Bit Array (PBA) Settings	*
Table Size (Hex): 1 Range: 1800	PBA Offset 0 Range: 01FFFFFF	
Table Offset 0 Range: 01FFFFFF	PBA BAR Indicator BAR 0	
BAR Indicator BAR 0		
BARNINGCOLD		
<u> </u>		
advanced Options		
pvanced uptions		
		OK Cance

Figure 4-10: Interrupts Parameters (Advanced Mode)

### **MSI-X** Capabilities

- Enable MSIx Capability Structure: Indicates that the MSI-X Capability structure exists. *Note:* This Capability Structure needs at least one Memory BAR to be configured.
- MSIx Table Settings: Defines the MSI-X Table Structure.
  - *Table Size*: Specifies the MSI-X Table Size.



- *Table Offset*: Specifies the Offset from the Base Address Register that points to the Base of the MSI-X Table.
- *BAR Indicator*: Indicates the Base Address Register in the Configuration Space that is used to map the functions MSI-X Table, onto Memory Space. For a 64-bit Base Address Register, this indicates the lower DWORD.
- **MSIx Pending Bit Array (PBA) Settings**: Defines the MSI-X Pending Bit Array (PBA) Structure.
  - *PBA Offset*: Specifies the Offset from the Base Address Register that points to the Base of the MSI-X PBA.
  - *PBA BAR Indicator*: Indicates the Base Address Register in the Configuration Space that is used to map the function MSI-X PBA onto Memory Space.

### **Power Management**

The Power Management Registers page shown in Figure 4-11 includes settings for the Power Management Registers, power consumption and power dissipation options.

*						e	er Management Registe
*						°	er Management Registe
*						n	Device Specific Initializati
*						ort	D1 Support 🗌 D2 Supp
							1E Support
						3hot D3cold	D0 🗹 D1 🗹 D2 🗹
							No Soft Reset
\$				er Dissipation	\$		wer Consumption
		Scale Factor		Power Dissipated	Total Power	Scale Factor	Power Consumed
	-3		×				
	=		×		CONTRACTOR STR		
	=	0	×	Contract of the second s			
atts)	= -	0 Range: 03	x	0 Range: 0255	0.0(Watts)	0 =	8 0 Range: 0255
		Range, 6.5		Kange. 0200		Nanger 0.15	Range. 0.1200
D0 0 × 0 - 0.0(W) D1 0 × 0 - 0.0(W)	Power Dissipated         Scale Factor           D0         0         ×         0           D1         0         ×         0	Power Dissipated D0 0 x D1 0 x	Power Dissipated D0 0 D1 0	D0 D1	Total Power 0.0(Watts) 0.0(Watts)	0	

Figure 4-11: Power Management Registers



- **Device Specific Initialization**: This bit indicates whether special initialization of this function is required (beyond the standard PCI configuration header) before the generic class device driver is able to use it. When selected, this option indicates that the function requires a device specific initialization sequence following transition to the D0 uninitialized state. See section 3.2.3 of the PCI Bus Power Management Interface Specification Revision 1.2 [Ref 2].
- **D1 Support**: When selected, this option indicates that the function supports the D1 Power Management State. See section 3.2.3 of the *PCI Bus Power Management Interface Specification Revision 1.2.*
- **D2 Support**: When selected, this option indicates that the function supports the D2 Power Management State. See section 3.2.3 of the *PCI Bus Power Management Interface Specification Revision 1.2.*
- **PME Support From**: When this option is selected, it indicates the power states in which the function can assert cfg\_pm\_wake. See section 3.2.3 of the *PCI Bus Power* Management Interface Specification Revision 1.2.
- **No Soft Reset**: Checking this box indicates that if the device transitions from D3hot to D0 because of a Power State Command, it does not perform an internal reset and Configuration context is preserved. Disabling this option is not supported.

### **Power Consumption**

The 7 Series FPGAs Integrated Block for PCI Express always reports a power budget of 0W. For information about power consumption, see section 3.2.6 of the PCI Bus Power Management Interface Specification Revision 1.2.

### **Power Dissipated**

The 7 Series FPGAs Integrated Block for PCI Express always reports a power dissipation of 0W. For information about power dissipation, see section 3.2.6 of the PCI Bus Power Management Interface Specification Revision 1.2.

## **Extended Capabilities**

The PCIe Extended Capabilities page shown in Figure 4-12 is available in Advanced mode only, and includes settings for Device Serial Number Capability, Virtual Channel Capability, Vendor Specific Capability, and optional user-defined Configuration capabilities.



	Customize IP
Customize 7 Series Integrated Block for PCI Express (1.7) by specifying IP Options.	t
tions	
Series Integrated Block for PCI Express	
mponent Name pcie_7x_v1_7_0	
Basic IDs BARs Core Capabilities Link Registers Interrupts Power Management Ext Capabilit	ies Ext Capabilities-2 TL Settings DL & PL Settings
Device Serial Number Capability	*
The Device Serial Number (DSN) Capability is an optional PCIe Extended Capability, that contains a unique	Device Serial Number. This identifier must be
presented on the Device Serial Number Input pin of the port.	
Enable DSN Capability	
Virtual Channel Capability	*
The Virtual Channel (VC) Capability is an optional PCIe Extended Capability, which when enabled, allows th Traffic Class (TC0) over the default Virtual Channel (VC0). Checking this allows Traffic Class (TC) filtering to	e port to support functionality beyond the default be supported.
Enable VC Capability	
Reject Snoop Transactions	
Vendor Specific Capability	*
The Vendor Specific (VSec) Capability is an optional PCIe Extended Capability, which enables Xilinx specific	Loopback Control.
Enable VSEC Capability	
User Defined Configuration Capabilities	*
User Defined Configuration Capabilities	*
	*
PCI Configuration Space Enable PCI Configuration Space Pointer     IF     If the space Pointer     If the space Pointer     If the space Pointer	\$
PCI Configuration Space Enable PCI Configuration Space Pointer      PCI Express Extended Configuration Space Enable	*
PCI Configuration Space Enable PCI Configuration Space Pointer     IF     If the space Pointer     If the space Pointer     If the space Pointer	\$
PCI Configuration Space Enable PCI Configuration Space Pointer     SF     Range: 2A3F     PCI Express Extended Configuration Space Enable	\$
Cl Configuration Space Enable PCI Configuration Space Pointer PCI Express Extended Configuration Space Enable PCI Express Extended Configuration Space Pointer Range : 0433FF	â
PCI Configuration Space Enable PCI Configuration Space Pointer      PCI Express Extended Configuration Space Enable	â

Figure 4-12: PCIe Extended Capabilities

### **Device Serial Number Capability**

• **Device Serial Number Capability**: An optional PCIe Extended Capability containing a unique Device Serial Number. When this Capability is enabled, the DSN identifier must be presented on the Device Serial Number input pin of the port. This Capability must be turned on to enable the Virtual Channel and Vendor Specific Capabilities.

### Virtual Channel Capability

- Virtual Channel Capability: An optional PCIe Extended Capability which allows the user application to be operated in TCn/VC0 mode. Checking this allows Traffic Class filtering to be supported.
- **Reject Snoop Transactions (Root Port Configuration Only)**: When enabled, any transactions for which the No Snoop attribute is applicable, but is not set in the TLP header, can be rejected as an Unsupported Request.

### Vendor Specific Capability

• **Vendor Specific Capability**: An optional PCIe Extended Capability that allows PCI Express component vendors to expose Vendor Specific Registers. When checked, enables Xilinx specific Loopback Control.





### User-Defined Configuration Capabilities: Endpoint Configuration Only

- **PCI Configuration Space Enable**: Allows the user application to add/implement PCI Legacy capability registers. This option should be selected if the user application implements a legacy capability configuration space. This option enables the routing of Configuration Requests to addresses outside the built-in PCI-Compatible Configuration Space address range to the AXI4-Stream interface.
- **PCI Configuration Space Pointer**: Sets the starting Dword aligned address of the user-definable PCI Compatible Configuration Space. The available DWORD address range is 2Ah 3Fh.
- PCI Express Extended Configuration Space Enable: Allows the user application to add/implement PCI Express Extended capability registers. This option should be selected if the user application implements such an extended capability configuration space. This enables the routing of Configuration Requests to addresses outside the built-in PCI Express Extended Configuration Space address range to the user application.
- **PCI Configuration Space Pointer**: Sets the starting DWORD aligned address of the PCI Express Extended Configuration Space implemented by the user application. This action enables routing of Configuration Requests with DWORD addresses greater than or equal to the value set in the user application. The available address range depends on the PCIe Extended Capabilities selected. For more information, see Chapter 3, Designing with the Core.

## **Extended Capabilities 2**

The Extended Capabilities 2 page is available only when in Advanced mode.



		Custon	nize IP		
ries Integrated Blo	ck for PCI Express (2.1)				
cumentation 🛅 IP Locatio	on				
onent Name pcie_7x_0					
Basic IDs BARs Cor	e Capabilities Link Registers Inte	rrupts Power Management Ext	Capabilities Ext Capabilities-2	TL Settings DL & PL Settings	
Enable AER Capability					
he Advanced Error Repo ontrol and reporting	orting(AER) Capability is an optional F	Cle Extended Capability, which wh	en enabled, allows advanced erro	ir.	
🗌 Multiheader	Permit Root Error Update	1			
ECRC Check Capable	ECRC Generate Capable				
ptional Error Support	000000				
Correctable Internal E	Error 🗌 Completion Timeout	Uncorrectable Internal Error			
Header Log Overflow	Completer Abort	MC Blocked TLP			
🗌 Receiver Error	Receiver Overflow	AtomicOp Egress Blocked			
Surprise Down	ECRC Error	TLP Prefix Blocked			
Flow Control Protocol	Error 🗌 ACS Violation				
BAR Capabilities					
	Capabilities is an optional PCIe Exte us options for sizes of their memory (		ed, adds a capability for Function	s	
Enable RBAR Capabili	ity				
lumber of RBARs			·		
	Size Supported	Index Value		Init Value (0 to 1	19)
AR 0	1M	0	RBAR 0	0	
AR 1	1M	0 *	RBAR 1	0	
AR 2	1M	· 0. · ·	RBAR 2	0	
	2000	0 -	RBAR 3	0	6
AR 3	1M				
AR 3 AR 4	1M	0 -	RBAR 4	0	

*Figure 4-13:* **PCIe Extended Capabilities: AER Capability** 

### **AER Capability**

- **Enable AER Capability**: An optional PCIe Extended Capability that allows Advanced Error Reporting.
- **Multiheader**: Indicates support for multiple-header buffering for the AER header log field. (Not supported for the 7 Series FPGAs Integrated Block for PCI Express.)
- **Permit Root Error Update**: If TRUE, permits the AER Root Status and Error Source ID registers to be updated. If FALSE, these registers are forced to 0.
- **ECRC Check Capable**: Indicates the core can check ECRC.
- **Optional Error Support**: Indicates which option error conditions in the Uncorrectable and Correctable Error Mask/Severity registers are supported. If an error box is unchecked, the corresponding bit in the Mask/Severity register is hardwired to 0.





RBAR Capabilities					:
	RBAR) Capabilities is an optional PCI t various options for sizes of their me		n enabled, adds a cap	ability for Functions	
🗆 Enable RBAR Ca	apability				
Number of RBARs	0 💌				
	Size Supported	Index Value			Init Value (0 to 19)
BAR 0	1M	• 0	-	RBAR 0	0
BAR 1	1M	• 0	-	RBAR 1	0
BAR 2	1M	0	<b>.</b>	RBAR 2	0
BAR 3	1M	0	<b>_</b>	RBAR 3	0
BAR 4	1M	0	<b>•</b>	RBAR 4	0
BAR 5	1M			RBAR 5	0

Figure 4-14: PCIe Extended Capabilities: RBAR Capabilities

### **RBAR Capabilities**

- **Enable RBAR Capability**: An optional PCIe Extended Capability that allows Resizable BARs.
- **Number of RBARs**: Number of resizeable BARs in the Cap Structure, which depends on the number of BARs enabled.
- **BARn Size Supported**: RBAR Size Supported vector for RBAR Capability Register (0 through 5)
- **BARn Index Value**: Sets the index of the resizeable BAR from among the enabled BARs
- **RBARn Init Value**: RBAR Initial Value for the RBAR Control BAR Size field.

RBAR Capabilities	
ECRC  RECRC Check O  Disable RX Poisoned Resp	-
	ĺ

Figure 4-15: PCIe Extended Capabilities: ECRC

### ECRC

- Receive ECRC Check: Enables ECRC checking of received TLPs.
  - 0 = Do not check
  - 1 = Always check
  - 3 = Check if enabled by the ECRC check enable bit of the AER Capability Structure
- Trim TLP Digest: Enables TD bit clear and ECRC trim on received TLPs.
- **Disable RX Poisoned Resp**: Disables the core from sending a message and setting status bits due to receiving a Poisoned TLP. The behavior of the core when the Disable RX poisoned Resp is checked is as follows.
  - When Advisory Non-Fatal Error Mask: 1 (default). When the core Receives a
    poisoned CfgWr, it sets Parity Error and sends completion with UR. When it receives
    poisoned MemWr, it sets the Parity error and no TLP is sent.



 Advisory Non-Fatal Error Mask: 0. When DISABLE\_RX\_POISONED\_RESP is set to FALSE and a poisoned MemWr is received, the core sends an error message automatically. When DISABLE\_RX\_POISONED\_RESP is set to TRUE and a poisoned MemWr is received, an error message is not transmitted. When you assert cfg\_err\_poisoned, the core sends the error message.

## TL Settings

The Transaction Layer (TL) Settings page is available only when in Advanced mode.

nponent Name po	ated Block for P	CI EXPICIO						
	s Core Capabilities Lin	k Registers Interrupts	Power Management	Ext Capabilities	Ext Capabilities-2	TL Settings	DL & PL Settings	
Transaction Layer	Module Advanced Setting	s						
7	Messages to Transaction							-
Endpoint	ge TLPs are also received PME_Turn_OFF	on the Transaction Inter	ace					\$
Root Port								\$
Error Correc	table 🗌 Error Non-Fatal	Error Fatal						
			🗆 INTD					
	PME_TO_ACK	Receive Non-Posted	Request					
Pipeline Registers	for Transaction Block RAN	1 Buffers None	•					
ATS								
UR INV REQ	UR PRS RESPONSE							

Figure 4-16: TL Settings

### **Transaction Layer Module**

- **Enable Message Routing**: Controls if message TLPs are also received on the AXI4-Stream interface.
- Endpoint:
  - Unlock and PME\_Turn\_Off Messages
- Root Port:
  - Error Messages Error Correctable, Error Non-Fatal, Error Fatal
  - Assert/Deassert INT Messages INTA, INTB, INTC, INTD
  - Power Management Messages PM\_PME, PME\_TO\_ACK

- Receive Non-Posted Request (Non-Posted Flow Control)
  - The rx\_np\_req signal prevents the user application from buffering Non-Posted TLPs. When rx\_np\_req is asserted, one Non-Posted TLP is requested from the integrated block. This signal cannot be used in conjunction with rx\_np\_ok. Every time that rx\_np\_req is asserted, one TLP is presented on the receive interface; whereas, every time that rx\_np\_ok is deasserted, the user application needs to buffer up to two additional Non-Posted TLPs.
- **Pipeline Registers for Transaction Block RAM Buffers**: Selects the Pipeline registers enabled for the Transaction Buffers. Pipeline registers can be enabled on either the Write path or both the Read and Write paths of the Transaction Block RAM buffers.
- ATS
  - **UR\_INV\_REQ**: When this box is checked, the core handles received ATS Invalidate request messages as unsupported requests. When this box is unchecked, the core passes received ATS Invalidate request messages.
  - **UR\_PRS\_RESPONSE**: When this box is checked, the core handles received ATS Page Request Group Response messages as unsupported requests. When this box is unchecked, the core passes received ATS PRG Response messages.

## DL and PL Settings

The DL and PL Settings page is available only when in Advanced mode.

Customize 7 Series Integ PCI Express (1.7) by spe Options. Ions eries Integrate mponent Name pcie_7)	rated Block for offying IP d Block for PCI Express	[
eries Integrate	d Block for PCI Express	
	d Block for PCI Express	
nponent Name pcie_7>		
	v1 7 0	
Basic IDs BARs C	ore Capabilities   Link Registers   Interrupts   Power Management   Ext Capabilities   Ext Capabilities-2   TL Settings   DL & PL Settings	
Link Layer Module Adva	nced Settings	*
Override ACK/NAK La	tency Timer	
Override Function Ab	olute 💌	
Override Value 000		
override value	Alige: 0000.7FF	
🗌 Override Replay Tim	ar	
Override Function Ad		
Override Value 000		
Advanced Physical Laye	r Settings	\$
Enable Lane Revers	al 🗌 Force No Scrambling	
🗹 Upconfigure Capabl	e 🗌 Disable Tx ASPM L0s	
Link Number	00 Range: 00FF	
Enterteenteen	reinges des r	

Figure 4-17: DL and PL Settings

### Link Layer Module

• **Override ACK/NAK Latency Timer**: Checking this box enables you to override the ACK/NAK latency timer values set in the device. Using this feature can cause the ACK timeout values to be non-compliant to the *PCI Express Base Specification, rev. 2.1* [Ref 2]. This setting can be used to perform advanced debugging operations.



**CAUTION!** Modify the default attributes only if directed by Xilinx Technical Support.

- ACK Latency Timer Override Function: This setting determines how the override value is used by the device with respect to the ACK/NAK Latency Timer Value in the device. Options are "Absolute", "Add", and "Subtract". The first two settings can cause the ACK timeout values to be non-compliant with the PCI Express Base Specification, rev. 2.1.
- **ACK Latency Timer Override Value**: This setting determines the ACK/NAK latency timer value used by the device depending on if the ACK Latency Timer Override Function enabled. The built-in table value depends on the Negotiated Link Width and Programmed MPS of the device.
- **Override Replay Timer**: Checking this box enables you to override the replay timer values set in the device. Use of this feature could cause the replay timeout values to be non-compliant to the *PCI Express Base Specification, rev. 2.1*. This setting can be used to perform advanced debugging operations.



**CAUTION!** Modify the default attributes only if directed by Xilinx Technical Support.

- **Replay Timer Override Function**: This setting determines how the override value is used by the device with respect to the replay timer value in the device. Options are "Absolute", "Add", and "Subtract". The first two settings can cause the replay timeout values to be non-compliant with the *PCI Express Base Specification, rev. 2.1*.
- **Replay Timer Override Value**: This setting determines the replay timer value used by the device depending on if the Replay Timer Override Function enabled. The built-in table value depends on the Negotiated Link Width and Programmed MPS of the device.



**IMPORTANT:** You must ensure that the final timeout value does not overflow the 15-bit timeout value.

### Advanced Physical Layer

- Enable Lane Reversal: When checked, enables the Lane Reversal feature.
- Force No Scrambling: Used for diagnostic purposes only and should never be enabled in a working design. Setting this bit results in the data scramblers being turned off so that the serial data stream can be analyzed.
- **Upconfigure Capable**: When unchecked, the port is advertised as "Not Upconfigure Capable" during Link Training.



• **Disable TX ASPM LOs**: When checked, prevents the device transmitter from entering the LOs state.



**RECOMMENDED:** Disable TX ASPM LOs for a link that interconnects a 7 series FPGA to any Xilinx component.

• **Link Number**: Specifies the link number advertised by the device in TS1 and TS2 ordered sets during Link training. Used in downstream facing mode only.

## Shared Logic

Enables you to share common blocks across multiple instantiations by selecting one or more of the options on this page. For a details description of the shared logic feature, see Shared Logic in Chapter 3.

## Core Interface Parameters

You can select the core interface parameters to use. By default all ports are brought out. For cases you might choose to disable some of the interfaces if they are not used. When disabled, the interfaces (ports) are removed from the core top.



**RECOMMENDED:** For a typical use case, do not disable the interfaces. Disable the ports only in special cases.

<ul> <li>Management Ext Capabilities Ext Capabilities-2 TL Settings DL &amp; PL Settings Shared Logir Core Interface Parameters </li> <li>PL Interface</li> <li>Error Reporting</li> <li>Config Management Interface</li> <li>Config CTRL Interface</li> <li>Config Status Interface</li> <li>Receive Msg Interface</li> <li>Config FC Interface</li> </ul>
<ul> <li>Error Reporting</li> <li>Config Management Interface</li> <li>Config CTRL Interface</li> <li>Config Status Interface</li> <li>Receive Msg Interface</li> </ul>
OK Cance

*Figure 4-18:* Core Interface Parameters

### **PL Interface**

When you disable the physical layer (PL) Interface option, the following ports are removed from the core. This option enables you to inspect the status of the link and link partner and control the link state

- pl\_sel\_lnk\_rate
- pl\_sel\_lnk\_width
- pl\_ltssm\_state
- pl\_lane\_reversal\_mode
- pl\_phy\_lnk\_up
- pl\_directed\_link\_change

# AMD7 XILINX

- pl\_directed\_link\_width
- pl\_directed\_link\_speed
- pl\_directed\_link\_auton
- pl\_tx\_pm\_state
- pl\_rx\_pm\_state
- pl\_link\_upcfg\_cap
- pl\_link\_gen2\_cap
- pl\_link\_partner\_gen2\_supported
- pl\_initial\_link\_width
- pl\_upstream\_prefer\_deemph
- pl\_downstream\_deemph\_source
- pl\_directed\_change\_done
- pl\_transmit\_hot\_rst
- pl\_received\_hot\_rst

## **Error Reporting**

When you disable the Error Reporting option, the following ports are removed from the core. These signals are associated with the user application error reporting interface for the PCIe Gen2 core.

- cfg\_err\_malformed
- cfg\_err\_cor
- cfg\_err\_ur
- cfg\_err\_ecrc
- cfg\_err\_cpl\_timeout
- cfg\_err\_cpl\_abort
- cfg\_err\_cpl\_unexpect
- cfg\_err\_poisoned
- cfg\_err\_acs
- cfg\_err\_atomic\_egress\_blocked
- cfg\_err\_mc\_blocked
- cfg\_err\_internal\_uncor
- cfg\_err\_internal\_cor



## AMD7 XILINX

- cfg\_err\_posted
- cfg\_err\_locked
- cfg\_err\_norecovery
- cfg\_err\_cpl\_rdy
- cfg\_err\_tlp\_cpl\_header
- cfg\_err\_aer\_headerlog
- cfg\_aer\_interrupt\_msgnum
- cfg\_err\_aer\_headerlog\_set
- cfg\_aer\_ecrc\_check\_en
- cfg\_aer\_ecrc\_gen\_en

## Config Management Interface

When you disable the Config Management Interface option, the following ports are removed from the port. These signals are used to read and write to the Configuration Space registers.

- cfg\_mgmt\_do
- cfg\_mgmt\_di
- cfg\_mgmt\_byte\_en
- cfg\_mgmt\_dwaddr
- cfg\_mgmt\_wr\_rw1c\_as\_rw
- cfg\_mgmt\_wr\_readonly
- cfg\_mgmt\_wr\_en
- cfg\_mgmt\_rd\_en
- cfg\_mgmt\_rd\_wr\_done

## Config CTRL Interface

When you disable the Config Control (CTRL) Interface option, the following ports are removed from the core. These signals allow a broad range of information exchange between the user application and the core.

- cfg\_trn\_pending
- cfg\_pm\_halt\_aspm\_l0s
- cfg\_pm\_halt\_aspm\_l1
- cfg\_pm\_force\_state\_en



- cfg\_pm\_force\_state
- cfg\_dsn
- tx\_cfg\_gnt
- rx\_np\_ok
- rx\_np\_req
- cfg\_turnoff\_ok
- cfg\_pm\_wake
- cfg\_pm\_send\_pme\_to
- cfg\_ds\_bus\_number
- cfg\_ds\_device\_number
- cfg\_ds\_function\_number

### **Config Status Interface**

When you disable the Config Status Interface, the following ports are removed from the core. These signals provide information on how the PCIe Gen2 core is configured.

- cfg\_status
- cfg\_command
- cfg\_dstatus
- cfg\_dcommand
- cfg\_lstatus
- cfg\_lcommand
- cfg\_dcommand2
- cfg\_pcie\_link\_state
- cfg\_pmcsr\_powerstate
- cfg\_pmcsr\_pme\_en
- cfg\_pmcsr\_pme\_status
- cfg\_received\_func\_lvl\_rst
- cfg\_to\_turnoff
- cfg\_bus\_number
- cfg\_device\_number
- cfg\_function\_number
- cfg\_bridge\_serr\_en



- cfg\_slot\_control\_electromech\_il\_ctl\_pulse
- cfg\_root\_control\_syserr\_corr\_err\_en
- cfg\_root\_control\_syserr\_non\_fatal\_err\_en
- cfg\_root\_control\_syserr\_fatal\_err\_en
- cfg\_root\_control\_pme\_int\_en
- cfg\_aer\_rooterr\_corr\_err\_reporting\_en
- cfg\_aer\_rooterr\_non\_fatal\_err\_reporting\_en
- cfg\_aer\_rooterr\_fatal\_err\_reporting\_en
- cfg\_aer\_rooterr\_corr\_err\_received
- cfg\_aer\_rooterr\_non\_fatal\_err\_received
- cfg\_aer\_rooterr\_fatal\_err\_received
- cfg\_vc\_tcvc\_map
- tx\_buf\_av
- tx\_err\_drop
- tx\_cfg\_req

### **Receive Msg Interface**

When you disable the Receive Message Interface option, the following ports are removed from the core. These signals indicate decodable messages from the link, parameters associated with the data, and type of message received.

- cfg\_msg\_received
- cfg\_msg\_data
- cfg\_msg\_received\_err\_cor
- cfg\_msg\_received\_err\_non\_fatal
- cfg\_msg\_received\_err\_fatal
- cfg\_msg\_received\_assert\_int\_a
- cfg\_msg\_received\_deassert\_int\_a
- cfg\_msg\_received\_assert\_int\_b
- cfg\_msg\_received\_deassert\_int\_b
- cfg\_msg\_received\_assert\_int\_c
- cfg\_msg\_received\_deassert\_int\_c
- cfg\_msg\_received\_assert\_int\_d

- cfg\_msg\_received\_deassert\_int\_d
- cfg\_msg\_received\_pm\_pme
- cfg\_msg\_received\_pme\_to\_ack
- cfg\_msg\_received\_unlock
- cfg\_msg\_received\_pm\_as\_nak

### **Config FC Interface**

When you disable the Config flow control (FC) Interface option, the following ports are removed from the core. These signals are associated with the configuration flow control for the PCIe Gen2 Core.

- cfg\_fc\_ph
- cfg\_fc\_pd
- cfg\_fc\_nph
- cfg\_fc\_npd
- cfg\_fc\_cplh
- cfg\_fc\_cpld
- cfg\_fc\_sel

## Add. Debug Options

Figure 4-19 consists of an option to enable the JTAG debugger for debugging purpose.




Figure 4-19: Add. Debug Options



The feature provides debug usability for the following:

- Option to integrate PCIe debug options in the IP core top which is needed to be included in the user design.
- Assumes an external clock to be used.
- **LTSSM State Transitions**: This shows all the LTSSM state transitions that have been made starting from link-up.
- **PHY Reset FSM Transitions**: This shows the PHY reset FSM (internal state machine that is used by the PCIe solution IP).
- **Receiver Detect**: This shows all the lanes that have completed Receiver Detect successfully.

The following are the steps:

- 1. Open a new Vivado Design Suite and connect to the board.
- 2. The hw\_axi\_1 should be present.




Figure 4-20: hw\_axi\_1 Location

- 3. Type source test rd.tcl in the Vivado Tcl Console.
- 4. For post-processing, double-click the following:
  - ° draw\_ltssm.tcl (Windows) or wish draw\_ltssm.tcl
  - ° draw\_reset.tcl (Windows) or wish draw\_reset.tcl
  - o draw\_rxdet.tcl (Windows) or wish draw\_rxdet.tcl

This displays the pictorial representation of the LTSSM state transitions.



# XILINX Output Generation

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 17].

## **Endpoint Configuration**

This section shows the directory structure for the Endpoint configuration of the generated core. See Chapter 5, Example Design for descriptions of the contents of each directory.




Figure 4-21: Endpoint Configuration Directory Structure

## **Root Port Configuration**

This section shows the directory structure for the Root Port configuration of the generated core. See Chapter 5, Example Design for descriptions of the contents of each directory.

# AMD**7** XILINX




Figure 4-22: Root Port Configuration Directory Structure

# **Constraining the Core**

The 7 Series FPGAs Integrated Block for PCI Express solution requires the specification of timing and other physical implementation constraints to meet specified performance requirements for PCI Express. These constraints are provided with the Endpoint and Root Port solutions in a Xilinx Design Constraints (XDC) file. Pinouts and hierarchy names in the generated XDC correspond to the provided example design.

**TIP:** To achieve consistent implementation results, use an XDC file containing these original, unmodified constraints when a design is run through the Xilinx tools. For additional details on the definition and use of an XDC file or specific constraints, see the Vivado Design Suite Tcl Command Reference Guide (UG835) [Ref 22].

Constraints provided with the integrated block solution have been tested in hardware and provide consistent results. Constraints can be modified, but modifications should only be made with a thorough understanding of the effect of each constraint. Additionally, support is not provided for designs that deviate from the provided constraints.

Although the XDC file delivered with each core shares the same overall structure and sequence of information, the content of the XDC for each core varies. The sections that follow define the structure and sequence of information in a generic XDC.

## Device, Package, and Speed Grade Selections

The first section of the XDC specifies the exact device for the implementation tools to target, including the specific part, package, and speed grade. In some cases, device-specific options can be included. The device in the XDC reflects the device chosen in the Vivado Design Suite project.

## **User Timing Constraints**

The user timing constraints section is not populated. It is a placeholder for you to provide timing constraints on user-implemented logic.

## **User Physical Constraints**

The user physical constraints section is not populated. It is a placeholder for you to provide physical constraints on user-implemented logic.

## Core Pinout and I/O Constraints

The core pinout and I/O constraints section contains constraints for I/Os belonging to the core System (SYS) and PCI Express (PCI\_EXP) interfaces. It includes location constraints for pins, I/O logic and I/O standard constraints.

### **Core Physical Constraints**

The core physical constraints are used to limit the core to a specific area of the device and to specify locations for clock buffering and other logic instantiated by the core.

## **Core Timing Constraints**

This core timing constraints section defines clock frequency requirements for the core and specifies which nets the timing analysis tool should ignore.

## **Device Selection**

The device selection portion of the XDC informs the implementation tools which part, package, and speed grade to target for the design.



**IMPORTANT:** Because the core is designed for specific part and package combinations, do not modify this section.

The device selection section always contains a part selection line, but can also contain part or package-specific options. An example part selection line:

```
CONFIG PART = XC7V585T-FFG1761-1
```

# AMD**7** Xilinx

## Core I/O Assignments

This section controls the placement and options for I/Os belonging to the core System (SYS) interface and PCI Express (PCI\_EXP) interface. set\_property constraints in this section control the pin location and I/O options for signals in the SYS group. Locations and options vary depending on which derivative of the core is used and should not be changed without fully understanding the system requirements.

For example:

set\_property IOSTANDARD LVCMOS18 [get\_ports sys\_rst\_n]
set\_property LOC IBUFDS\_GTE2\_X0Y3 [get\_cells refclk\_ibuf]

See Clocking and Resets in Chapter 3 for detailed information about reset and clock requirements.

For GTX transceiver pinout information, see the "Placement Information by Package" appendix in the 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476) [Ref 13].

INST constraints are used to control placement of signals that belong to the PCI\_EXP group. These constraints control the location of the transceiver(s) used, which implicitly controls pin locations for the transmit and receive differential pair.

For example:

```
set_property LOC GTXE2_CHANNEL_X0Y7 [get_cells {pcie_7x_v2_1_0_i/inst/inst/gt_top_i/
pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
```

## **Core Physical Constraints**

Core physical constraints are included in the constraints file to control the location of clocking and other elements and to limit the core to a specific area of the FPGA logic.



**IMPORTANT:** Specific physical constraints are chosen to match each supported device and package combination. Do not modify these constraints.

*Note:* In certain situations where a design cannot close timing, the following AREA\_GROUP constraints can be added to XDC.

```
INST "core/*" AREA_GROUP = "AG_core" ;
AREA_GROUP "AG_core" RANGE = SLICE_X136Y147:SLICE_X155Y120 ;
```



# AMD**2** Xilinx

## **Core Timing Constraints**

Timing constraints are provided for all integrated block solutions, although they differ based on core configuration. In all cases, they are crucial and must not be modified, except to specify the top-level hierarchical name. Timing constraints are divided into two categories:

- **set\_false\_path constraints**: Used on paths where specific delays are unimportant, to instruct the timing analysis tools to refrain from issuing *Unconstrained Path* warnings.
- **Frequency constraints**: Group clock nets into time groups and assign properties and requirements to those groups.

Here is an example of a set\_false\_path constraint:

```
set_false_path -from [get_ports sys_rst_n]
```

Clock constraints example:

First, the input reference clock period is specified, which can be 100 MHz, 125 MHz, or 250 MHz (selected in the Vivado IDE).

```
create_clock -name sys_clk -period 10 [get_pins refclk_ibuf/0]
```

Next, the internally generated clock net and period are specified, which can be 100 MHz, 125 MHz, or 250 MHz.

Note: Both clock constraints must be specified as 100 MHz, 125 MHz, or 250 MHz.

```
create_generated_clock -name clk_125mhz -source [get_pins refclk_ibuf/0] -edges {1 2
3} -edge_shift {0 -1 -2} [get_pins ext_clk.pipe_clock_i/mmcm_i/CLKOUT0]
create_generated_clock -name clk_userclk -source [get_pins refclk_ibuf/0] -edges {1
2 3} -edge_shift {0 3 6} [get_pins ext_clk.pipe_clock_i/mmcm_i/CLKOUT2]
```

# **Relocating the Integrated Block Core**

While Xilinx does not provide technical support for designs whose system clock input, GTXE transceivers, or block RAM locations are different from the provided examples, it is possible to relocate the core within the FPGA. The locations selected in the IP core and the examples provided are the recommended pinouts. These locations have been chosen based on the proximity to the PCIe<sup>®</sup> block, which enables meeting 250 MHz timing, and because they are conducive to layout requirements for add-in card design. If the core is moved, the relative location of all transceivers and clocking resources should be maintained to ensure timing closure.



By default, the IP core-level constraints lock block RAMs, transceivers, and the PCIe block to the recommended location. To relocate these blocks, you must override the constraints for these blocks in the XDC constraint file. To do so:

- 1. Copy the constraints for the block that needs to be overwritten from the core-level XDC constraint file.
- 2. Place the constraints in the user XDC constraint file.
- 3. Update the constraints with the new location.

The user XDC constraints are usually scoped to the top-level of the design; therefore, you must ensure that the cells referred by the constraints are still valid after copying and pasting them. Typically, you need to update the module path with the full hierarchy name.

*Note:* If there are locations that need to be swapped (i.e., the new location is currently being occupied by another module), there are two ways to do this.

- If there is a temporary location available, move the first module out of the way to a new temporary location first. Then, move the second module to the location that was occupied by the first module. Then, move the first module to the location of the second module. These steps can be done in XDC constraint file.
- If there is no other location available to be used as a temporary location, use the reset\_property command from Tcl command window on the first module before relocating the second module to this location. The reset\_property command cannot be done in XDC constraint file and must be called from the Tcl command file or typed directly into the Tcl Console.

## **Available Integrated Blocks for PCIe**

Virtex<sup>®</sup>-7 FPGAs contain multiple blocks. Table 4-6 lists which blocks are available for use in these FPGAs. Kintex<sup>®</sup>-7 and Artix<sup>®</sup>-7 devices only contain one block. In some Virtex-7 family cases, not all blocks can be targeted due to the lack of bonded transceivers sites adjacent to the Integrated Block. The Integrated Blocks in FPGAs listed in Table 4-6 only support operations up to Gen2 (5.0 GT/s) speeds. For Gen 3 (8.0 GT/s) operation, see *Virtex-7 FPGA Gen3 Integrated Block for PCI Express Product Guide* (PG023) [Ref 4].

**Note:** The PCIe hard blocks in a device are only usable if the GTs are bonded in the package you select. For example with a CSG324 package using an XC7A35T device, the PCIe hard block in the device is not usable because GTs are not bonded in CSG324 package.



### Table 4-6: Available Integrated Blocks for PCIe

Device Selection			Integrated Block for PCIe Location					
De	evice	Package	XOYO	X0Y1	X0Y2	X1Y0	X1Y1	
	XC7Z012	CLG485	?					
	XC7Z015	CLG485	?					
		FBG484						
		FBG676						
		FFG676						
	XC7Z030	SBG485	?					
		FBV484						
		FBV676						
		FFV676						
		FBG676						
		FFG676						
	V677025	FFG900	<u> </u>					
Zynq <sup>®</sup> -7000	XC7Z035	FBV676	?					
		FFV676						
		FFV900						
	XC7Z045	FBG676	?					
		FFG676						
		FFG900						
		FBV676	?					
		FFV676						
		FFV900						
	XC7Z100	FFG900	?					
		FFG1156						
		FFV676						
		FFV1156						
	XQ7Z030	RB484	?					
		RF676						
qZynq-7000	XQ7Z045	RF676						
q∠ynq-7000		RF900	?					
		RFG676						
	XQ7Z100	RF1156	?					
aZynq-7000	XA7Z030	FBG484	?					

# AMD**.7** XILINX

Table 4-6:	Available Integrated Blocks for PCIe (Cont'd)
------------	---

Device Selection			Integrated Block for PCIe Location						
Device Package		XOYO	X0Y1	X0Y2	X1Y0	X1Y1			
		FFG1157				?	?		
Virtex-7		FFG1761				?	?		
	XC7VX485T	FFG1930				?	?		
		FFG1158	?	?		?	?		
		FFG1927	?	?		?	?		
	ХС7V585Т	FFG1157		?	?				
		FFG1761	?	?	?				
	XC7V2000T	FHG1761	?	?	?				
		FLG1925	?	?					
	XQ7VX485T	RF1761				?	?		
		RF1930				?	?		
qVirtex-7	XQ7VX585T	RF1157		?	?				
		RF1761	?	?	?				

# AMD**7** XILINX

### Table 4-6: Available Integrated Blocks for PCIe (Cont'd)

Device Selection			Integrated Block for PCIe Location					
Device Package		X0Y0	X0Y0 X0Y1 X0Y2 X1Y0					
Kintex-7	ХС7К480Т	FFG901 FFG1156 FFV901 FFV1156	?					
	ХС7К420Т	FFG901 FFG1156 FFV901 FFV1156	?					
	ХС7К410Т	FBG676 FBG900 FFG676 FFG900 FBV676 FBV900 FFV676 FFV900	?					
	ХС7К355Т	FFG901 FFV901	?					
	ХС7К325Т	FBG676 FBG900 FFG676 FFG900 FBV676 FBV900 FFV676 FFV900	?					
	ХСК7160Т	FBG484 FBG676 FFG676 FBV484 FBV676 FFV676	?					
	ХС7К70Т	FBG484 FBG676 FBV484 FBV676	?					

### Table 4-6: Available Integrated Blocks for PCIe (Cont'd)

Device Selection			Integrated Block for PCIe Location					
D	evice	Package	X0Y0	X0Y1	X0Y2	X1Y0	X1Y1	
akintay-7	XQ7K325T	RF676 RF900	?					
qKintex-7	XQ7K410T	RF676 RF900	?					

### Table 4-6: Available Integrated Blocks for PCIe (Cont'd)

Device Selection			Integrated Block for PCIe Location					
l	Device Package		X0Y0	X0Y1	X0Y2	X1Y0	X1Y1	
	ХС7К480Т	FFG901 FFG1156 FFV901 FFV1156	?					
	ХС7К420Т	FFG901 FFG1156 FFV901 FFV1156	?					
	ХС7К410Т	FBG676 FBG900 FFG676 FFG900 FBV676 FBV900 FFV676 FFV900	?					
Kintex-7l	XC7K355T	FFG901 FFV901	?					
	XC7K325T	FBG676 FBG900 FFG676 FFG900 FBV676 FBV900 FFV676 FFV900	?					
	ХСК7160Т	FBG484 FBG676 FFG676 FBV484 FBV676 FFV676	?					
	ХС7К70Т	FBG484 FBG676 FBV484 FBV676	?					

## AMD**7** XILINX

### Table 4-6: Available Integrated Blocks for PCIe (Cont'd)

Device Selection			Integrated Block for PCIe Location						
C	Device	Package	X0Y0	X0Y1	X0Y2	X1Y0	X1Y1		
akintay 71	XQ7K325T	RF676 RF900	?						
qKintex-7l	XQ7K410T	RF676 RF900	?						
	XC7A12T	CPG238	?						
	ACTAI21	CSG325	?						
	XC7A15T	CPG236 CSG325 FGG484	?						
	XC7A25T	CSG325	?						
Artix-7	XC7A35T	CPG236 CSG325 FGG484	?						
	XC7A50T	CPG236 CSG325 FGG484	?						
	XC7A75T	FGG484	?						
XC7A	XC7A100T	FGG484 FGG676	?						
	XC7A200T	FBG484 FBG676 FFG1156 SBG484 FFV1156 FBV676 FBV484 SBV484	?						
	XQ7A100T	FG484	?						
qArtix-7	XQ7A200T	RB484 RS484 RB676	?						
	XQ7A50T	CS325	?						

Device Selection		Integrated Block for PCIe Location						
Device Package			X0Y0	X1Y1				
	XA7A15T	CSG325	?					
	XA7A35T	CPG236 CSG325 FGG484	?					
aArtix-7 XA7A50T XA7A75T	XA7A50T	CPG236 CSG325 FGG484	?					
	XA7A75T	FGG676 FGG484	?					
	XA7A100T	FGG484	?					
xc	XC7A15T	CPG236 CSG325 FGG484	?					
	XC7A35T	CPG236 CSG325 FGG484	?					
	ХС7А50Т	CPG236 CSG325 FGG484	?					
Artix-7l	XC7A75T	FGG484	?					
	XC7A100T	FGG484 FGG676	?					
	XC7A200T	FBG484 FBG676 FFG1156 SBG484 FFV1156 FBV676 FBV484 SBV484	?					

### AMD XILINX Recommended GT Locations

### Zynq-7000 Devices

Table 4-7 defines the recommended serial transceiver (GT) locations for the available Zynq-7000 device part and package combinations. The Vivado Design Suite provides an XDC for the selected part and package that matches the table contents.

*Note:* You can select other GT locations than those listed in the table if the timing is met in the design. To select other locations, manually modify the generated constraints in the XDC file.

Device	Package	Integrated Block Location	Lane	X1	X2	X4	X8
			Lane 0	X0Y3	X0Y3	X0Y3	
XC7Z015	CLG485	X0Y0	Lane 1		X0Y2	X0Y2	Not
AC72015	CLG405	X010	Lane 2			X0Y1	Supported
			Lane 3			X0Y0	
	FBG484, FBG676,		Lane 0	X0Y3	X0Y3	X0Y3	
VC77020	(C7Z030 FFG676, SBG485, FBV484, FBV676, FFV676	X0Y0	Lane 1		X0Y2	X0Y2	Not
XC72030		XUYU	Lane 2			X0Y1	Supported
			Lane 3			X0Y0	
	FBG676, FFG676,		Lane 0	X0Y15	X0Y15	X0Y15	X0Y15
XC7Z035	FFG900, FBV676,		Lane 1		X0Y14	X0Y14	X0Y14
	FFV676, FFV900		Lane 2			X0Y13	X0Y13
	FBG676, FFG676,	NOVO	Lane 3			X0Y12	X0Y12
XC7Z045	FFG900, FBV676,	X0Y0	Lane 4				X0Y11
	FFV676, FFV900		Lane 5				X0Y10
VC77100	FFG900, FFG1156,		Lane 6				X0Y9
XC7Z100	FFV900, FFV1156		Lane 7				X0Y8

Table 4-7: Zynq-7000 Recommended GT Locations

### Virtex-7 Devices

Table 4-8, Table 4-9, and Table 4-10 define the recommended GT locations for the available Virtex-7 device part and package combinations. The Vivado Design Suite provides an XDC for the selected part and package that matches the table contents.

*Note:* You can select other GT locations than those listed in the table if the timing is met in the design. To select other locations, manually modify the generated constraints in the XDC file.

## AMD**7** XILINX

### Table 4-8: Virtex-7 XC7VX485T Recommended GT Locations

Package	Integrated Block Location	Lane	X1	X2	X4	X8
		Lane 0	X0Y11	X0Y11	X0Y11	X0Y11
		Lane 1		X0Y10	X0Y10	X0Y10
		Lane 2			X0Y9	X0Y9
	X0Y0	Lane 3			X0Y8	X0Y8
	XUYU	Lane 4				X0Y7
		Lane 5				X0Y6
		Lane 6				X0Y5
		Lane 7				X0Y4
FFG1158, FFG1927		Lane 0	X0Y23	X0Y23	X0Y23	X0Y23
		Lane 1		X0Y22	X0Y22	X0Y22
		Lane 2			X0Y21	X0Y21
	X0X1	Lane 3			X0Y20	X0Y20
	X0Y1	Lane 4				X0Y19
		Lane 5				X0Y18
		Lane 6				X0Y17
		Lane 7				X0Y16
		Lane 0	X1Y11	X1Y11	X1Y11	X1Y11
		Lane 1		X1Y10	X1Y10	X1Y10
		Lane 2			X1Y9	X1Y9
	X1V0	Lane 3			X1Y8	X1Y8
	X1Y0	Lane 4				X1Y7
		Lane 5				X1Y6
		Lane 6				X1Y5
FFG1157, FFG1761,		Lane 7				X1Y4
FFG1930		Lane 0	X1Y23	X1Y23	X1Y23	X1Y23
		Lane 1		X1Y22	X1Y22	X1Y22
		Lane 2			X1Y21	X1Y21
	V1V1	Lane 3			X1Y20	X1Y20
	X1Y1	Lane 4				X1Y19
		Lane 5				X1Y18
		Lane 6				X1Y17
		Lane 7				X1Y16

## AMD**7** XILINX

Table 4-9:	Virtex-7 XC7V585T Recommended GT Locations

Package	Integrated Block Location	Lane	X1	X2	X4	X8
		Lane 0	X0Y19	X0Y19	X0Y19	X0Y19
		Lane 1		X0Y18	X0Y18	X0Y18
		Lane 2			X0Y17	X0Y17
	V0V1	Lane 3			X0Y16	X0Y16
	X0Y1	Lane 4				X0Y15
		Lane 5				X0Y14
		Lane 6				X0Y13
5501157		Lane 7				X0Y12
FFG1157		Lane 0	X0Y31	X0Y31	X0Y31	X0Y31
		Lane 1		X0Y30	X0Y30	X0Y30
		Lane 2			X0Y29	X0Y29
	N0N0	Lane 3			X0Y28	X0Y28
	X0Y2	Lane 4				X0Y27
		Lane 5				X0Y26
		Lane 6				X0Y25
		Lane 7				X0Y24

Table 4-9: Virtex-7 XC7V585T Recommended GT Locations (Cont'	e 4-9: Virtex-7 XC7V585T Recom	mended GT Locations (Cont'd	)
--	--------------------------------	-----------------------------	---

Package	Integrated Block Location	Lane	X1	X2	X4	X8
		Lane 0	X0Y7	X0Y7	X0Y7	X0Y7
		Lane 1		X0Y6	X0Y6	X0Y6
		Lane 2			X0Y5	X0Y5
	XOVO	Lane 3			X0Y4	X0Y4
	X0Y0	Lane 4				X0Y3
		Lane 5				X0Y2
		Lane 6				X0Y1
		Lane 7				X0Y0
		Lane 0	X0Y19	X0Y19	X0Y19	X0Y19
		Lane 1		X0Y18	X0Y18	X0Y18
		Lane 2			X0Y17	X0Y17
FFG1761	X0Y1	Lane 3			X0Y16	X0Y16
FFG1/61	XUYI	Lane 4				X0Y15
		Lane 5				X0Y14
		Lane 6				X0Y13
		Lane 7				X0Y12
		Lane 0	X0Y31	X0Y31	X0Y31	X0Y31
		Lane 1		X0Y30	X0Y30	X0Y30
		Lane 2			X0Y29	X0Y29
	NON 2	Lane 3			X0Y28	X0Y28
	X0Y2	Lane 4				X0Y27
		Lane 5				X0Y26
		Lane 6				X0Y25
		Lane 7				X0Y24

## AMD**7** XILINX

Table 4-10:	Virtex-7 XC7V2000T Recommended GT Locations
-------------	---

Package	Integrated Block Location	Lane	X1	X2	X4	X8
		Lane 0	X0Y7	X0Y7	X0Y7	X0Y7
		Lane 1		X0Y6	X0Y6	X0Y6
		Lane 2			X0Y5	X0Y5
	X0Y0	Lane 3			X0Y4	X0Y4
	XUYU	Lane 4				X0Y3
		Lane 5				X0Y2
		Lane 6				X0Y1
		Lane 7				X0Y0
FHG1761		Lane 0	X0Y19	X0Y19	X0Y19	X0Y19
		Lane 1		X0Y18	X0Y18	X0Y18
		Lane 2			X0Y17	X0Y17
	X0Y1	Lane 3			X0Y16	X0Y16
	XUYI	Lane 4				X0Y15
		Lane 5				X0Y14
		Lane 6				X0Y13
		Lane 7				X0Y12
		Lane 0	X0Y31	X0Y31	X0Y31	X0Y31
		Lane 1		X0Y30	X0Y30	X0Y30
		Lane 2			X0Y29	X0Y29
	X0Y2	Lane 3			X0Y28	X0Y28
	XUYZ	Lane 4				X0Y27
		Lane 5				X0Y26
		Lane 6				X0Y25
		Lane 7				X0Y24

www.xilinx.com



Package	Integrated Block Location	Lane	X1	X2	X4	X8
		Lane 0	X0Y11	X0Y11	X0Y11	X0Y11
		Lane 1		X0Y10	X0Y10	X0Y10
		Lane 2			X0Y9	X0Y9
FLG1925	XOVO	Lane 3			X0Y8	X0Y8
	X0Y0	Lane 4				X0Y7
		Lane 5				X0Y6
		Lane 6				X0Y5
		Lane 7				X0Y4
		Lane 0	X0Y19	X0Y19	X0Y19	X0Y19
		Lane 1		X0Y18	X0Y18	X0Y18
		Lane 2			X0Y17	X0Y17
	X0X1	Lane 3			X0Y16	X0Y16
	X0Y1	Lane 4				X0Y15
		Lane 5				X0Y14
		Lane 6				X0Y13
		Lane 7				X0Y12

Table 4-10:	Virtex-7 XC7V2000T Recommended GT Locations (Cont'd)
-------------	--

### **Kintex-7 Devices**

Table 4-11 defines the recommended GT locations for the available Kintex-7 device part and package combinations. The Vivado Design Suite provides an XDC for the selected part and package that matches the table contents.

*Note:* You can select other GT locations than those listed in the table if the timing is met in the design. To select other locations, manually modify the generated constraints in the XDC file.

Table 4-11:	Kintex-7	Recommended	GT	Locations
	KIIIICCA /	neconnenaca	Ο.	Locations

Device	Package	Integrated Block Location	Lane	X1	X2	X4	X8
			Lane 0	X0Y3	X0Y3	X0Y3	
	2020	Lane 1		X0Y2	X0Y2	Not	
	FBG484, FBV484	X0Y0	Lane 2			X0Y1	Supported
			Lane 3			X0Y0	
-			Lane 0	X0Y7	X0Y7	X0Y7	X0Y7
VCZVZOT			Lane 1		X0Y6	X0Y6	X0Y6
XC7K70T FBG676, FBV676			Lane 2			X0Y5	X0Y5
	2020	Lane 3			X0Y4	X0Y4	
	X0Y0	Lane 4				X0Y3	
			Lane 5				X0Y2
			Lane 6				X0Y1
		Lane 7				X0Y0	
FBG484, FBV484 XC7K160T FBG676, FFG676, FBV676, FFV676		Lane 0	X0Y3	X0Y3	X0Y3		
	FBG484, FBV484	X0Y0	Lane 1		X0Y2	X0Y2	Not Supported
			Lane 2			X0Y1	
			Lane 3			X0Y0	
		Lane 0	X0Y7	X0Y7	X0Y7	X0Y7	
			Lane 1		X0Y6	X0Y6	X0Y6
			Lane 2			X0Y5	X0Y5
		ХОҮО	Lane 3			X0Y4	X0Y4
			Lane 4				X0Y3
			Lane 5				X0Y2
			Lane 6				X0Y1
			Lane 7				X0Y0
			Lane 0	X0Y7	X0Y7	X0Y7	X0Y7
			Lane 1		X0Y6	X0Y6	X0Y6
	FBG676, FBG900,		Lane 2			X0Y5	X0Y5
VCZVDDET	FFG676, FFG900,	VOVO	Lane 3			X0Y4	X0Y4
XC7K325T	FBV676, FBV900,	X0Y0	Lane 4				X0Y3
	FFV676, FFV900		Lane 5				X0Y2
			Lane 6				X0Y1
			Lane 7				X0Y0

Table 4-11:	Kintex-7 Recommended GT Locations (Cont'd)
-------------	--

Device	Package	Integrated Block Location	Lane	X1	X2	X4	X8
			Lane 0	X0Y15	X0Y15	X0Y15	X0Y15
			Lane 1		X0Y14	X0Y14	X0Y14
XC7K355T FFG901, FFV901		Lane 2			X0Y13	X0Y13	
	X0Y0	Lane 3			X0Y12	X0Y12	
XC/K3551	FFG901, FFV901	XUYU	Lane 4				X0Y11
			Lane 5				X0Y10
			Lane 6				X0Y9
			Lane 7				X0Y8
			Lane 0	X0Y7	X0Y7	X0Y7	X0Y7
FBG676, FBG900, FFG676, FFG900, FBV676, FBV900, FFV676, FFV900	X0Y0	Lane 1		X0Y6	X0Y6	X0Y6	
		Lane 2			X0Y5	X0Y5	
		Lane 3			X0Y4	X0Y4	
		Lane 4				X0Y3	
		Lane 5				X0Y2	
		Lane 6				X0Y1	
		Lane 7				X0Y0	
			Lane 0	X0Y19	X0Y19	X0Y19	X0Y19
			Lane 1		X0Y18	X0Y18	X0Y18
			Lane 2			X0Y17	X0Y17
ХС7К420Т	FFG901, FFG1156,	NOVO	Lane 3			X0Y16	X0Y16
XC7K480T	FFV901, FFV1156	X0Y0	Lane 4				X0Y15
			Lane 5				X0Y14
			Lane 6				X0Y13
			Lane 7				X0Y12

### Artix-7 Devices

Table 4-12 defines the recommended GT locations for the available Artix-7 device part and package combinations. The Vivado Design Suite provides an XDC for the selected part and package that matches the table contents.

*Note:* You can select other GT locations than those listed in the table if the timing is met in the design. To select other locations, manually modify the generated constraints in the XDC file.



Device	Package	Integrated Block Location	Lane	X1	X2	X4	X8	
VCTADOOT	FBG484, FBG676, FFG1156,		Lane 0	X0Y7	X0Y7	X0Y7		
XC7A200T	SBG484, FBV484, FBV676, FFV1156, SBV484	ΧΟΥΟ	Lane 1		X0Y6	X0Y6	Not	
XC7A100T	FGG484, FGG676		Lane 2			X0Y5	Supported	
XC7A75T	FGG484, FGG676		Lane 3			X0Y4	-	
			Lane 0	X0Y3	X0Y3	X0Y3		
XC7A35T	FGG484, CPG236, CSG325	FGG484, CPG236, CSG325	X0Y0	Lane 1		X0Y2	X0Y2	Not
		7010	Lane 2			X0Y1	Supported	
XC7A50T	FGG484, CPG236, CSG325	-	Lane 3			X0Y0		
XC7A12T	CSG325	X0Y0	Lane 0	X0Y1	X0Y1	Not	Not	
ACTA121	636323	XUYU	Lane 1		X0Y0	Supported	Supported	
			Lane 0	X0Y3	X0Y3	X0Y3		
XC7A15T	CPG236, CSG325, FGG484	X0Y0	Lane 1		X0Y2	X0Y2	Not	
ACTAIST	XC7A151 CPG236, CSG325, FGG484		Lane 2			X0Y1	Supported	
			Lane 3			X0Y0		
			Lane 0	X0Y3	X0Y3	X0Y3		
XC7A25T	CSG325	X0Y0	Lane 1		X0Y2	X0Y2	Not	
ACTAZI	030325	AUTU	Lane 2			X0Y1	Supported	
			Lane 3			X0Y0		

## Simulation

This section contains information about simulating IP in the Vivado Design Suite.

- For comprehensive information about Vivado simulation components, as well as information about using supported third party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 18].
- For information about simulating the example design, see Simulating the Example Design in Chapter 5.



**IMPORTANT:** For cores targeting 7 series or Zynq-7000 devices, UNIFAST libraries are not supported. Xilinx IP is tested and qualified with UNISIM libraries only.

## Simulating with Tandem Configurations

For specific requirements for simulating with Tandem Configurations, see Simulating the Tandem IP Core in Chapter 3.

### **PIPE Mode Simulations**

This section describes PIPE Mode simulations with the example design. For third-party bus functional model support, see the PIPE Mode Simulation Using Integrated Endpoint PCI Express Block in Gen2 x8 Configurations Application Note (XAPP1184) [Ref 23].

The PIPE Simulation mode allows you to run the simulations without serial transceiver block to speed up simulations.

To run the simulations using the PIPE interface to speed up the simulation, generate the core after selecting the **Enable PIPE Simulation** radio button under the **PIPE Mode Simulations** group box on in the Basic tab of the Customize IP dialog box. For details, see PIPE Mode Simulations. In this mode the PIPE interface of the core top module, the PCIe® example design is connected to PIPE interface of the model. This feature is available only for a Verilog version of the core.



**IMPORTANT:** A new <component\_name>\_gt\_top\_pipe.v file is created in the source directory and replaces serial transceiver block for PIPE mode simulation.

Third-party simulation support pulls out the following ports when Enable External PIPE interface ports is selected.

Table 4-13 and Table 4-14 describe the PIPE bus signals available at the top level of the core and their corresponding mapping inside the EP core (pcie\_top) PIPE signals.



**IMPORTANT:** A new file, xil\_sig2pipe.v, is delivered in the simulation directory, and the file replaces phy\_sig\_gen.v. BFM/VIPs should interface with the xil\_sig2pipe instance in board.v.

In Commands	Endpoint PIPE Signals Mapping	Out Commands	Endpoint PIPE Signals Mapping
common_commands_in[3:0]	not used <sup>(1)</sup>	common_commands_out[0]	pipe_clk <sup>(2)</sup>
		common_commands_out[1]	pipe_tx_rate_gt <sup>(3)</sup>
		common_commands_out[2]	pipe_tx_rcvr_det_gt
		common_commands_out[3]	pipe_tx_deemph_gt
		common_commands_out[6:4]	pipe_tx_margin_gt

<i>Table 4-13:</i> Common Input/Output Commands with Endpoint PIPE Signals Mappin	Table 4-13:	<b>Common Input/Output Commands with Endpoint PIPE Signals Mapping</b>
---	-------------	--



<i>Tuble 4-13.</i> Common input/Output Commands with Endpoint Pipe Signals Mapping	Table 4-13:	Common Input/Output Commands with Endpoint PIPE Signals Mapping
--	-------------	---

In Commands	Endpoint PIPE Signals Mapping	Out Commands	Endpoint PIPE Signals Mapping
		common_commands_out[11:7]	not used <sup>(1)</sup>

#### Notes:

- 1. These ports functionality has been deprecated and can be left unconnected.
- pipe\_clk is an output clock based on the core configuration. For Gen1 rate, pipe\_clk is 125 MHz. For Gen2, pipe\_clk is 250 MHz.
- 3. pipe\_tx\_rate\_gt indicates the pipe rate: 1'b0 for Gen1, and 1'b1 for Gen2.

Table 4-14:	Input/Output Bus with Endpoint PIPE Signals Mapping
	input/output bus with Enupoint in E orginals inapping

Input Bus	Endpoint PIPE Signals Mapping	Output Bus	Endpoint PIPE Signals Mapping
pipe_rx_0_sigs[15:0]	pipe_rx0_data_gt	pipe_tx_0_sigs[15: 0]	pipe_tx0_data_gt
pipe_rx_0_sigs[17:16]	pipe_rx0_char_is_k_gt	pipe_tx_0_sigs[17:16]	pipe_tx0_char_is_k_gt
pipe_rx_0_sigs[18]	pipe_rx0_elec_idle_gt	pipe_tx_0_sigs[18]	pipe_tx0_elec_idle_gt
pipe_rx_0_sigs[24:19]	not used <sup>(1)</sup>	pipe_tx_0_sigs[19]	pipe_tx0_compliance_gt
		pipe_tx_0_sigs[20]	pipe_rx0_polarity_gt
		pipe_tx_0_sigs[22:21]	pipe_tx0_powerdown_gt

### Notes:

1. This ports functionality has been deprecated and can be left unconnected.

2. Lanes 1 to 7 use similar signal definitions.

### Post-Synthesis Netlist Functional Simulation

The 7 Series Integrated Block for PCIe core supports post-synthesis/post-implementation netlist functional simulations. Some configurations do not support this feature in this release. See Table 4-15 for the configuration support of netlist functional simulations.

*Note:* Post-synthesis/implementation netlist *timing* simulations are not supported for any of the configurations this release.

 Table 4-15:
 Configuration Support for Functional Simulation

Configuration	Verilog	VHDL	External PIPE Interface Mode		Shared Logic in Example Design
Endpoint	Yes	No	No	Yes	Yes
Root Port	Not Supported				

To run a post-synthesis netlist functional simulation:

- 1. Generate the core with required configuration
- 2. Open the example design and run Synthesis



3. After synthesis is completed, in the Flow Navigator, right-click the **Run Simulation** option and select **Run Post-Synthesis Functional Simulation**.

### Post-Implementation Netlist Functional Simulation

To run post-implementation netlist functional simulations:

- 1. Complete the above steps post-synthesis netlist function simulation.
- 2. Run the implementation for the generated example design.
- 3. After implementation is completed, in the Flow Navigator, right-click the **Run Simulation** option and select **Run Post-Implementation Functional Simulation**.

## **Synthesis and Implementation**

- For further details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 17].
- For information regarding synthesizing and implementing the example design, see Synthesizing and Implementing the Example Design in Chapter 5.

## AMD7 XILINX

## Example Design

This section provides an overview of the 7 Series FPGAs Integrated Block for PCI Express<sup>®</sup> example designs, and instructions for generating the core.

## **Integrated Block Endpoint Configuration Overview**

The example simulation design for the Endpoint configuration of the integrated block consists of two discrete parts:


- **The Root Port Model**: A test bench that generates, consumes, and checks PCI Express bus traffic.
- **The Programmed Input/Output (PIO) example design**: A completer application for PCI Express. The PIO example design responds to Read and Write requests to its memory space and can be synthesized for testing in hardware.

### **Simulation Design Overview**

For the simulation design, transactions are sent from the Root Port Model to the core (configured as an Endpoint) and processed by the PIO example design. Figure 5-1 illustrates the simulation design provided with the Integrated Block core. For more information about the Root Port Model, see Root Port Model Test Bench for Endpoint in Chapter 6.



## AMD**7** XILINX






Figure 5-1: Simulation Example Design Block Diagram

### **Implementation Design Overview**

The implementation design consists of a simple PIO example that can accept read and write transactions and respond to requests, as illustrated in Figure 5-2. Source code for the example is provided with the core. For more information about the PIO example design, see Chapter 6, Test Benches.




Figure 5-2: Implementation Example Design Block Diagram

### **Example Design Elements**

The PIO example design elements include:

- Core wrapper
- An example Verilog HDL or VHDL wrapper (instantiates the cores and example design)
- A customizable demonstration test bench to simulate the example design

The example design has been tested and verified with Vivado® Design Suite with these simulators:

- Vivado simulator
- Mentor Graphics Questa Advanced Simulator

Note: ModelSim PE 10.2a is not supported.

- Cadence Incisive Enterprise Simulator (IES)
- Synopsys Verilog Compiler Simulator (VCS)

For the supported versions of these tools, see the *Xilinx Design Tools: Release Notes*  $Guide^{(3)}$ .

# Programmed Input/Output: Endpoint Example Design

Programmed Input/Output (PIO) transactions are generally used by a PCI Express system host CPU to access Memory Mapped Input/Output (MMIO) and Configuration Mapped Input/Output (CMIO) locations in the PCI Express logic. Endpoints for PCI Express accept Memory and I/O Write transactions and respond to Memory and I/O Read transactions with Completion with Data transactions.

The PIO example design (PIO design) is included with the core in an Endpoint configuration generated by the Vivado Integrated Design Environment (IDE).



**TIP:** You can bring up the system board and verify the link and functionality of the board using the PIO design, which is an established working design.

**Note:** The PIO design Port Model is shared by the 7 Series FPGAs Integrated Block for PCI Express, Endpoint Block Plus for PCI Express, and Endpoint PIPE for PCI Express solutions. This chapter represents all the solutions generically using the name Endpoint for PCI Express (or Endpoint for PCIe<sup>®</sup>).

### System Overview

The PIO design is a simple target-only application that interfaces with the Endpoint for PCIe core Transaction (AXI4-Stream) interface and is provided as a starting point for building your own designs. These features are included:

- Four transaction-specific 2 KB target regions using the internal Xilinx FPGA block RAMs, providing a total target space of 8192 bytes
- Supports single DWORD payload Read and Write PCI Express transactions to 32-/64-bit address memory spaces and I/O space with support for completion transaction layer packets (TLPs)
- Utilizes the (rx\_bar\_hit[7:0]) m\_axis\_rx\_tuser[9:2] signals of the core to differentiate between TLP destination Base Address Registers
- Provides separate implementations optimized for 32-bit, 64-bit, and 128-bit AXI4-Stream interfaces

Figure 5-3 illustrates the PCI Express system architecture components, consisting of a Root Complex, a PCI Express switch device, and an Endpoint for PCIe. PIO operations move data *downstream* from the Root Complex (CPU register) to the Endpoint, and/or *upstream* from the Endpoint to the Root Complex (CPU register). In either case, the PCI Express protocol request to move the data is initiated by the host CPU.




Figure 5-3: PCI Express System Overview

Data is moved downstream when the CPU issues a store register to a MMIO address command. The Root Complex typically generates a Memory Write TLP with the appropriate MMIO location address, byte enables, and the register contents. The transaction terminates when the Endpoint receives the Memory Write TLP and updates the corresponding local register.

Data is moved upstream when the CPU issues a load register from a MMIO address command. The Root Complex typically generates a Memory Read TLP with the appropriate MMIO location address and byte enables. The Endpoint generates a Completion with Data TLP after it receives the Memory Read TLP. The Completion is steered to the Root Complex and payload is loaded into the target register, completing the transaction.

### **PIO Hardware**

The PIO design implements a 8192 byte target space in FPGA block RAM, behind the Endpoint for PCIe. This 32-bit target space is accessible through single DWORD I/O Read, I/O Write, Memory Read 64, Memory Write 64, Memory Read 32, and Memory Write 32 TLPs.

The PIO design generates a completion with one DWORD of payload in response to a valid Memory Read 32 TLP, Memory Read 64 TLP, or I/O Read TLP request presented to it by the core. In addition, the PIO design returns a completion without data with successful status for I/O Write TLP request.





The PIO design processes a Memory or I/O Write TLP with one DWORD payload by updating the payload into the target address in the FPGA block RAM space.

### **Base Address Register Support**

The PIO design supports four discrete target spaces, each consisting of a 2 KB block of memory represented by a separate Base Address Register (BAR). Using the default parameters, the Vivado IDE produces a core configured to work with the PIO design that consists of:

- One 64-bit addressable Memory Space BAR
- One 32-bit Addressable Memory Space BAR

You can change the default parameters used by the PIO design; however, in some cases you might need to change the user application depending on your system. See Changing the Default BAR Settings for information about changing the default parameters and the effect on the PIO design.

Each of the four 2 KB address spaces represented by the BARs corresponds to one of four 2 KB address regions in the PIO design. Each 2 KB region is implemented using a 2 KB dual-port block RAM. As transactions are received by the core, the core decodes the address and determines which of the four regions is being targeted. The core presents the TLP to the PIO design and asserts the appropriate bits of (rx\_bar\_hit[7:0]) m\_axis\_rx\_tuser[9:2], as defined in Table 5-1.

Block RAM	TLP Transaction Type	Default BAR	rx_bar_hit[7:0]
ep_mem0	I/O TLP transactions	Disabled	Disabled
ep_mem1	32-bit address Memory TLP transactions 0		0000_0001b
ep_mem2	64-bit address Memory TLP transactions	Disabled	Disabled
ep_mem3	32-bit address Memory TLP transactions destined for EROM	Expansion ROM	0100_0000b

Table 5-1: TLP Traffic Types

### Changing the Default BAR Settings

You can change the parameters and continue to use the PIO design to create customized Verilog or VHDL source to match the selected BAR settings. However, because the PIO design parameters are more limited than the core parameters, consider these example design limitations when changing the default parameters:

• The example design supports one I/O space BAR, one 32-bit Memory space (that cannot be the Expansion ROM space), and one 64-bit Memory space. If these limits are exceeded, only the first space of a given type is active—accesses to the other spaces do not result in completions.



- Each space is implemented with a 2 KB memory. If the corresponding BAR is configured to a wider aperture, accesses beyond the 2 KB limit wrap around and overlap the 2 KB memory space.
- The PIO design supports one I/O space BAR, which by default is disabled, but can be changed if desired.



**TIP:** Although there are limitations to the PIO design, Verilog or VHDL source code is provided so you can tailor the example design to your specific needs.

### **TLP Data Flow**

This section defines the data flow of a TLP successfully processed by the PIO design. For detailed information about the interface signals within the sub-blocks of the PIO design, see Receive Path and Transmit Path.

The PIO design successfully processes single DWORD payload Memory Read and Write TLPs and I/O Read and Write TLPs. Memory Read or Memory Write TLPs of lengths larger than one DWORD are not processed correctly by the PIO design; however, the core *does* accept these TLPs and passes them along to the PIO design. If the PIO design receives a TLP with a length of greater than one DWORD, the TLP is received completely from the core and discarded. No corresponding completion is generated.

### Memory and I/O Write TLP Processing

When the Endpoint for PCIe receives a Memory or I/O Write TLP, the TLP destination address and transaction type are compared with the values in the core BARs. If the TLP passes this comparison check, the core passes the TLP to the Receive AXI4-Stream interface of the PIO design. The PIO design handles Memory writes and I/O TLP writes in different ways: the PIO design responds to *I/O writes* by generating a Completion Without Data (cpl), a requirement of the PCI Express specification.

Along with the start of packet, end of packet, and ready handshaking signals, the Receive AXI4-Stream interface also asserts the appropriate (rx\_bar\_hit[7:0]) m\_axis\_rx\_tuser[9:2] signal to indicate to the PIO design the specific destination BAR that matched the incoming TLP. On reception, the RX State Machine of the PIO design processes the incoming Write TLP and extracts the TLPs data and relevant address fields so that it can pass this along to the internal block RAM write request controller of the PIO design.

Based on the specific rx\_bar\_hit[7:0] signal asserted, the RX State Machine indicates to the internal write controller the appropriate 2 KB block RAM to use prior to asserting the write enable request. For example, if an Memory Write 32 Request is received by the core targeting BAR0, the core passes the TLP to the PIO design and asserts rx\_bar\_hit[0]. The RX State machine extracts the lower address bits and the data field from the Memory Write 32 Request TLP and instructs the internal Memory Write controller to begin a write to the block RAM.



In this example, the assertion of rx\_bar\_hit[0] instructed the PIO memory write controller to access ep\_mem1 (which by default represents 2 KB of Mem32 space). While the write is being carried out to the FPGA block RAM, the PIO design RX state machine deasserts the m\_axis\_rx\_tready, causing the Receive AXI4-Stream interface to stall receiving any further TLPs until the internal Memory Write controller completes the write to the block RAM. Deasserting m\_axis\_rx\_tready in this way is not required for all designs using the core—the PIO design uses this method to simplify the control logic of the RX state machine.

### Memory and I/O Read TLP Processing

When the Endpoint for PCIe receives a Memory or I/O Read TLP, the TLP destination address and transaction type are compared with the values programmed in the core BARs. If the TLP passes this comparison check, the core passes the TLP to the Receive AXI4-Stream interface of the PIO design.

Along with the start of packet, end of packet, and ready handshaking signals, the Receive AXI4-Stream interface also asserts the appropriate rx\_bar\_hit[7:0] signal to indicate to the PIO design the specific destination BAR that matched the incoming TLP. On reception, the state machine of the PIO design processes the incoming Read TLP and extracts the relevant TLP information and passes it along to the internal block RAM read request controller of the PIO design.

Based on the specific rx\_bar\_hit[7:0] signal asserted, the RX state machine indicates to the internal read request controller the appropriate 2 KB block RAM to use before asserting the read enable request. For example, if a Memory Read 32 Request TLP is received by the core targeting the default MEM32 BAR2, the core passes the TLP to the PIO design and asserts rx\_bar\_hit[0]. The RX State machine extracts the lower address bits from the Memory 32 Read TLP and instructs the internal Memory Read Request controller to start a read operation.

In this example, the assertion of rx\_bar\_hit[0] instructs the PIO memory read controller to access the Mem32 space, which by default represents 2 KB of memory space. A notable difference in handling of memory write and read TLPs is the requirement of the receiving device to return a Completion with Data TLP in the case of memory or I/O read request.

While the read is being processed, the PIO design RX state machine deasserts m\_axis\_rx\_tready, causing the Receive AXI4-Stream interface to stall receiving any further TLPs until the internal Memory Read controller completes the read access from the block RAM and generates the completion. Deasserting m\_axis\_rx\_tready in this way is not required for all designs using the core. The PIO design uses this method to simplify the control logic of the RX state machine.

### **PIO File Structure**

Table 5-2 defines the PIO design file structure. Based on the specific core targeted, not all files delivered by the Vivado IDE are necessary, and some files might not be delivered. The major difference is that some of the Endpoint for PCIe solutions use a 64-bit user datapath,



while others use a 128-bit datapath, and the PIO design works with both. The width of the datapath depends on the specific core being targeted.

Table 5-2:	PIO	Design	File	Structure
------------	-----	--------	------	-----------

File	Description
pcie_app_7vx.v	Top-level design wrapper
PIO.v	PIO design wrapper
PIO_EP.v	PIO application module
PIO_TO_CTRL.v	PIO turn-off controller module
PIO_RX_ENGINE.v	64-bit/128-bit Receive engine
PIO_TX_ENGINE.v	64-bit/128-bit Transmit engine
PIO_EP_MEM_ACCESS.v	Endpoint memory access module
PIO_EP_MEM.v	Endpoint memory

Three configurations of the PIO design are provided: PIO\_64, and PIO\_128 with 64-, and 128-bit AXI4-Stream interfaces, respectively. The PIO configuration generated depends on the selected Endpoint type (that is, 7 series FPGAs Integrated Block) as well as the number of PCI Express lanes and the interface width you selected. Table 5-3 identifies the PIO configuration generated based on your selection.

### Table 5-3: PIO Configuration

Core	x1	x2	x4	x8
7 Series FPGAs Integrated Block	PIO_64	PIO_64	PIO_64, PIO_128	PIO_64, PIO_128

Figure 5-4 shows the various components of the PIO design, which is separated into four main parts: the TX Engine, RX Engine, Memory Access Controller, and Power Management Turn-Off Controller.






Figure 5-4: PIO Design Components

## **PIO Application**

Figure 5-5, and Figure 5-6 depict 128-bit, and 64-bit PIO application top-level connectivity, respectively. The datapath width (32, 64, or 128 bits) depends on which Endpoint for PCIe core is used. The PIO\_EP module contains the PIO FPGA block RAM modules and the transmit and receive engines. The PIO\_TO\_CTRL module is the Endpoint Turn-Off controller unit, which responds to power turn-off message from the host CPU with an acknowledgment.

The PIO\_EP module connects to the Endpoint AXI4-Stream and Configuration (cfg) interfaces.




Figure 5-5: PIO 128-Bit Application

## AMD**7** XILINX





Figure 5-6: PIO 64-Bit Application

### **Receive Path**

Figure 5-7 illustrates the PIO\_RX\_ENGINE module. The datapath of the module must match the datapath of the core being used. These modules connect with Endpoint for PCIe Receive interface.



UG477\_aA\_05\_020311

Figure 5-7: RX Engine



The PIO\_RX\_ENGINE module receives and parses incoming read and write TLPs.

The RX engine parses one DWORD 32- and 64-bit addressable memory and I/O read requests. The RX state machine extracts needed information from the TLP and passes it to the memory controller, as defined in Table 5-4.

Port	Description
req_compl	Completion Request
req_compl_wd	Completion Request with Data
req_td	Request TLP Digest bit
req_ep	Request Error Poisoning bit
req_tc[2:0]	Request Traffic Class
req_attr[1:0]	Request Attributes
req_len[9:0]	Request Length
req_rid[15:0]	Request Requester Identifier
req_tag[7:0]	Request Tag
req_be[7:0]	Request Byte Enable
req_addr[12:0]	Request Address

Table 5-4: RX Engine: Read Outputs

The RX Engine parses one DWORD 32- and 64-bit addressable memory and I/O write requests. The RX state machine extracts needed information from the TLP and passes it to the memory controller, as defined in Table 5-5.

Table 5-5:	<b>RX Engine:</b>	Write	Outputs
------------	-------------------	-------	---------

Port	Description
wr_en	Write received
wr_addr[10:0]	Write address
wr_be[7:0]	Write byte enable
wr_data[31:0]	Write data

The read datapath stops accepting new transactions from the core while the application is processing the current TLP. This is accomplished by m\_axis\_rx\_tready deassertion. For an ongoing Memory or I/O Read transaction, the module waits for compl\_done\_i input to be asserted before it accepts the next TLP, while an ongoing Memory or I/O Write transaction is deemed complete after wr\_busy\_i is deasserted.

### Transmit Path

Figure 5-8 shows the PIO\_TX\_ENGINE module. The datapath of the module must match the datapath of the core being used. These modules connect with the core Transmit interface.

## amd**a** Xilinx




Figure 5-8: TX Engine

The PIO\_TX\_ENGINE module generates completions for received memory and I/O read TLPs. The PIO design does not generate outbound read or write requests. However, you can add this functionality to further customize the design.

The PIO\_TX\_ENGINE module generates completions in response to one DWORD 32- and 64-bit addressable memory and I/O read requests. Information necessary to generate the completion is passed to the TX Engine, as defined in Table 5-6.

Table 5-6: TX Engine Inputs

Port	Description
req_compl	Completion request (active-High)
req_td	Request TLP Digest bit
req_ep	Request Error Poisoning bit
req_tc[2:0]	Request Traffic Class
req_attr[1:0]	Request Attributes
req_len[9:0]	Request Length
req_rid[15:0]	Request Requester Identifier



Table 5-6:	TX Engine Inputs	(Cont'd)
------------	------------------	----------

Port	Description
req_tag[7:0]	Request Tag
req_be[7:0]	Request Byte Enable
req_addr[12:0]	Request Address

After the completion is sent, the TX engine asserts the compl\_done\_i output indicating to the RX engine that it can assert m\_axis\_rx\_tready and continue receiving TLPs.

### **Endpoint Memory**

Figure 5-9 displays the PIO\_EP\_MEM\_ACCESS module. This module contains the Endpoint memory space.




Figure 5-9: EP Memory Access

The PIO\_EP\_MEM\_ACCESS module processes data written to the memory from incoming Memory and I/O Write TLPs and provides data read from the memory in response to Memory and I/O Read TLPs.

The EP\_MEM module processes one DWORD 32- and 64-bit addressable Memory and I/O Write requests based on the information received from the RX Engine, as defined in Table 5-7. While the memory controller is processing the write, it asserts the wr\_busy\_o output indicating it is busy.

www.xilinx.com



Table 5-7:	EP Memory:	Write Inputs
------------	------------	--------------

Port	Description
wr_en_i	Write received
wr_addr_i[10:0]	Write address
wr_be_i[7:0]	Write byte enable
wr_data_i[31:0]	Write data

Both 32- and 64-bit Memory and I/O Read requests of one DWORD are processed based on the inputs defined in Table 5-8. After the read request is processed, the data is returned on rd\_data\_o[31:0].

Table 5-8: EP Memory: Read Inputs

Port	Description
req_be_i[7:0]	Request Byte Enable
req_addr_i[31:0]	Request Address

### **PIO Operation**

### **PIO Read Transaction**

Figure 5-10 depicts a Back-to-Back Memory Read request to the PIO design. The receive engine deasserts m\_axis\_rx\_tready as soon as the first TLP is completely received. The next Read transaction is accepted only after compl\_done\_o is asserted by the transmit engine, indicating that Completion for the first request was successfully transmitted.





Figure 5-10: Back-to-Back Read Transactions

### **PIO Write Transaction**

Figure 5-11 depicts a back-to-back Memory Write to the PIO design. The next Write transaction is accepted only after wr\_busy\_o is deasserted by the memory access unit, indicating that data associated with the first request was successfully written to the memory aperture.

## AMD**Z**I XILINX



### Device Utilization

Table 5-9 shows the PIO design FPGA resource utilization.

### Table 5-9: PIO Design FPGA Resources

Resources	Utilization
LUTs	300
Flip-Flops	500
Block RAMs	4

### Summary

The PIO design demonstrates the Endpoint for PCIe and its interface capabilities. In addition, it enables rapid bring-up and basic validation of end user Endpoint add-in card FPGA hardware on PCI Express platforms. You can leverage standard operating system utilities that enable generation of read and write transactions to the target space in the reference design.



## **Configurator Example Design**

The Configurator example design, included with the 7 Series FPGAs Integrated Block for PCI Express in Root Port configuration generated by the Vivado IDE, is a synthesizable, lightweight design that demonstrates the minimum setup required for the integrated block in Root Port configuration to begin application-level transactions with an Endpoint.

### **System Overview**

PCI Express devices require setup after power-on, before devices in the system can begin application specific communication with each other. At least two devices connected through a PCI Express Link must have their Configuration spaces initialized and be enumerated to communicate.

Root Ports facilitate PCI Express enumeration and configuration by sending Configuration Read (CfgRd) and Write (CfgWr) TLPs to the downstream devices such as Endpoints and Switches to set up the configuration spaces of those devices. When this process is complete, higher-level interactions, such as Memory Reads (MemRd TLPs) and Writes (MemWr TLPs), can occur within the PCI Express System.

The Configurator example design described here performs the configuration transactions required to enumerate and configure the Configuration space of a single connected PCI Express Endpoint and allow application-specific interactions to occur.

### **Configurator Example Design Hardware**

The Configurator example design consists of four high-level blocks:

- **Root Port**: The 7 series FPGAs integrated block in Root Port configuration.
- **Configurator Block**: Logical block which interacts with the configuration space of a PCI Express Endpoint device connected to the Root Port.
- **Configurator ROM**: Read-only memory that sources configuration transactions to the Configurator Block.
- **PIO Master**: Logical block which interacts with the user logic connected to the Endpoint by exchanging data packets and checking the validity of the received data. The data packets are limited to a single DWORD and represent the type of traffic that would be generated by a CPU.


*Note:* The Configurator Block, Configurator ROM, and Root Port are logically grouped in the RTL code within a wrapper file called the Configurator Wrapper.

The Configurator example design, as delivered, is designed to be used with the PIO Slave example included with Xilinx Endpoint cores and described in Chapter 6, Test Benches. The PIO Master is useful for simple bring-up and debugging, and is an example of how to



interact with the Configurator Wrapper. The Configurator example design can be modified to be used with other Endpoints.

Figure 5-12 shows the various components of the Configurator example design.



*Figure 5-12:* Configurator Example Design Components

Figure 5-13 shows how the blocks are connected in an overall system view.




Figure 5-13: Configurator Example Design

### **Configurator Block**

The Configurator Block generates CfgRd and CfgWr TLPs and presents them to the AXI4-Stream interface of the integrated block in Root Port configuration. The TLPs that the Configurator Block generates are determined by the contents of the Configurator ROM.

The generated configuration traffic is predetermined by you to address your particular system requirements. The configuration traffic is encoded in a memory-initialization file (the Configurator ROM) which is synthesized as part of the Configurator. The Configurator Block and the attached Configurator ROM is intended to be usable a part of a real-world embedded design.



The Configurator Block steps through the Configuration ROM file and sends the TLPs specified therein. Supported TLP types are Message, Message w/Data, Configuration Write (Type 0), and Configuration Read (Type 0). For the Configuration packets, the Configurator Block waits for a Completion to be returned before transmitting the next TLP. If the Completion TLP fields do not match the expected values, PCI Express configuration fails. However, the Data field of Completion TLPs is ignored and not checked

*Note:* There is no completion timeout mechanism in the Configurator Block, so if no Completion is returned, the Configurator Block waits forever.

The Configurator Block has these parameters, which you can modify:

- **TCQ**: Clock-to-out delay modeled by all registers in design.
- **EXTRA\_PIPELINE**: Controls insertion of an extra pipeline stage on the Receive AXI4-Stream interface for timing.
- **ROM\_FILE**: File name containing configuration steps to perform.
- **ROM\_SIZE**: Number of lines in ROM\_FILE containing data (equals number of TLPs to send/2).
- **REQUESTER\_ID**: Value for the Requester ID field in outgoing TLPs.

When the Configurator Block design is used, all TLP traffic must pass through the Configurator Block. The user design is responsible for asserting the start\_config input (for one clock cycle) to initiate the configuration process when user\_lnk\_up has been asserted by the core. Following start\_config, the Configurator Block performs whatever configuration steps have been specified in the Configuration ROM. During configuration, the Configurator Block controls the core AXI4-Stream interface. Following configuration, all AXI4-Stream traffic is routed to/from the user application, which in the case of this example design is the PIO Master. The end of configuration is signaled by the assertion of finished\_config. If configuration is unsuccessful for some reason, failed\_config is also asserted.

If used in a system that supports PCIe® v2.2 5.0 Gb/s links, the Configurator Block begins its process by attempting to up-train the link from 2.5 Gb/s to 5.0 Gb/s. This feature is enabled depending on the LINK\_CAP\_MAX\_LINK\_SPEED parameter on the Configurator Wrapper.

The Configurator does not support the user throttling received data on the Receive AXI4-Stream interface. Because of this, the Root Port inputs which control throttling are not included on the Configurator Wrapper. These signals are  $m_axis_rx_tready$  and  $rx_np_ok$ . This is a limitation of the Configurator example design and not of the core in Root Port configuration. This means that the user design interfacing with the Configurator example design must be able to accept received data at line rate.



### **Configurator ROM**

The Configurator ROM stores the necessary configuration transactions to configure a PCI Express Endpoint. This ROM interfaces with the Configurator Block to send these transactions over the PCI Express link.

The example ROM file included with this design shows the operations needed to configure a 7 Series FPGAs Integrated Endpoint Block for PCI Express and PIO Example Design.

The Configurator ROM can be customized for other Endpoints and PCI Express system topologies. The unique set of configuration transactions required depends on the Endpoint that interacts with the Root Port. This information can be obtained from the documentation provided with the Endpoint.

The ROM file follows the format specified in the Verilog specification (IEEE 1364-2001) section 17.2.8, which describes using the \$readmemb function to pre-load data into a RAM or ROM. Verilog-style comments are allowed.

The file is read by the simulator or synthesis tool and each memory value encountered is used as a single location in memory. Digits can be separated by an underscore character (\_) for clarity without constituting a new location.

Each configuration transaction specified uses two adjacent memory locations:

- The first location specifies the header fields. Header fields are on even addresses.
- The second location specifies the 32-bit data payload. (For CfgRd TLPs and Messages without data, the data location is unused but still present.) Data payloads are on odd addresses.

For headers, Messages and CfgRd/CfgWr TLPs use different fields. For all TLPs, two bits specify the TLP type. For Messages, Message Routing and Message Code are specified. For CfgRd/CfgWr TLPs, Function Number, Register Number, and 1st DWORD Byte-Enable are specified. The specific bit layout is shown in the example ROM file.

#### PIO Master

The PIO Master demonstrates how a user application design might interact with the Configurator Block. It directs the Configurator Block to bring up the link partner at the appropriate time, and then (after successful bring-up) generates and consumes bus traffic. The PIO Master performs writes and reads across the PCI Express Link to the PIO Slave Example Design (from the Endpoint core) to confirm basic operation of the link and the Endpoint.

The PIO Master waits until user\_Ink\_up is asserted by the Root Port. It then asserts start\_config to the Configurator Block. When the Configurator Block asserts finished\_config, the PIO Master writes and reads to/from each BAR in the PIO Slave design. If the readback data matches what was written, the PIO Master asserts its



pio\_test\_finished output. If there is a data mismatch or the Configurator Block fails to configure the Endpoint, the PIO Master asserts its pio\_test\_failed output. The PIO Master operation can be restarted by asserting its pio\_test\_restart input for one clock cycle.

### **Configurator File Structure**

Table 5-10 defines the Configurator example design file structure.

File	Description
xilinx_pcie_2_1_rport_7x.v	Top-level wrapper file for Configurator example design
cgator_wrapper.v	Wrapper for Configurator and Root Port
cgator.v	Wrapper for Configurator sub-blocks
cgator_cpl_decoder.v	Completion decoder
cgator_pkt_generator.v	Configuration TLP generator
cgator_tx_mux.v	Transmit AXI4-Stream MUXing logic
cgator_controller.v	Configurator transmit engine
cgator_cfg_rom.data	Configurator ROM file
pio_master.v	Wrapper for PIO Master
pio_master_controller.v	TX and RX Engine for PIO Master
pio_master_checker.v	Checks incoming User-Application Completion TLPs
pio_master_pkt_generator.v	Generates User-Application TLPs

Table 5-10: Example Design File Structure

The hierarchy of the Configurator example design is:

```
xilinx_pcie_2_1_rport_7x
```

- cgator\_wrapper
  - pcie\_2\_1\_rport\_7x (in the source directory)
     This directory contains all the source files for the core in Root Port Configuration.
  - cgator
    - cgator\_cpl\_decoder
    - cgator\_pkt\_generator
    - cgator\_tx\_mux
    - cgator\_controller
       This directory contains <cgator\_cfg\_rom.data> (specified by ROM\_FILE).
- pio\_master
  - pio\_master\_controller





- pio\_master\_checker
- pio\_master\_pkt\_generator

*Note:* cgator\_cfg\_rom.data is the default name of the ROM data file. You can override this by changing the value of the ROM\_FILE parameter.

## Summary

The Configurator example design is a synthesizable design that demonstrates the capabilities of the 7 Series FPGAs Integrated Block for PCI Express when configured as a Root Port. The example is provided through the Vivado IDE and uses the Endpoint PIO example as a target for PCI Express enumeration and configuration. The design can be modified to target other Endpoints by changing the contents of a ROM file.

**Note:** The Example Design or model is simple and supports only one DW write and read. Exercising more than one DW write and read can cause an ambiguous state or reply of the design. The example designs are for reference purpose only. Simulation and hardware validation is carried out only for a few functionalities.

# **Generating the Core**

To generate a core using the default values in the Vivado IDE, follow these steps:

- 1. Start the Vivado IP catalog.
- 2. Select File > New Project.
- 3. Enter a project name and location, then click **Next.** This example uses project\_name.cpg and project\_dir.
- 4. In the New Project wizard pages, *do not* add sources, existing IP, or constraints.
- 5. From the Part tab (Figure 5-14), select these options:
  - Family: Virtex7
  - Device: xc7v485t
  - Package: ffg1157
  - Speed Grade: -3





*Note:* If an unsupported silicon device is selected, the core is grayed out (unavailable) in the list of cores.

	Filter								
Specify Parts	Product ca				- P	ackage	ΔШ		*
Boards	1.00					-			
		Eamily All				d grade	<u>8</u>		
	S <u>u</u> b-	Family All			Temp	o grade	All		
Search: 🔍						1			
Device		I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	DSPs	Gb Transc	eivers
🖗 хс7үх485	tffg1157-2L	1,157	600	303600	607200	1030	2800	20	
🐎 xc7vx485		1,157	600	303600	607200	1030	2800	20	
🖗 хс7үх485		1,158	350	303600	607200	1030	2800	48	
🖗 xc7vx485		1,158	350	303600	607200	1030	2800	48	
》 хс 7 үх 485		1,158	350	303600	607200	1030	2800	48	
хс7vх485		1,158	350	303600	607200	1030	2800	48	
》 хс 7 үх 485		1,761	700	303600	607200	1030	2800	28	
xc7vx485		1,761	700	303600	607200	1030	2800	28	
xc7vx485	tffg1761-2L	1,761 1,761	700 700	303600	607200	1030	2800	28	
xc7vx485				303600	607200	1030	2800	28	

*Figure 5-14:* **Default Part** 

- 6. In the final project summary page, click **OK**.
- In the Vivado IP catalog, expand Standard Bus Interfaces > PCI Express, and double-click the 7 Series Integrated Block for PCI Express core to display the Customize IP dialog box.
- 8. In the Component Name field, enter a name for the core.

*Note:* <component\_name> is used in this example.

<b>1</b> A		
XII	LINX	

Customize 7 Series Integrated Block for PCI Express (1.6) by specifying IP		
Options.		
ions		
eries Integrated Block for PC	LI Express	
mponent Name pcie_7x_v1_6_0		
Pagel Page2 Page3 Page4 Page5	Page7 Page8 Page9 Page10 Page11 Page12 Page13	
PCIe Device / Port Type		
The Integrated Block for PCI Express allows se	election of the Device / Port Type	
Device Port Type PCI Express Endpoint device	20 20	-
		_
Number of Lanes		
The Integrated Block for PCI Express requires to a smaller lane width device. Select only the	that an initial lane width be selected. Wider lane width cores can train down to smaller lane widths if attached e lane width that is necessary for the design.	
Lane Width X1		•
<u> </u>		
Link Speed		
The Integrated Block for PCI Express allows se	election of the Maximum Link Speed supported by the device.	
Link_Speed		*
@ 2.5 GT/s		
0 5.0 GT/s		
0 3.0 G1/s		
Interface Width Options		
The Integrated Block for PCI Express allows se	election of Interface Width	
Interface_Width		\$
Interface_Width 64 bit 💌		
Interface Frequency	election of the interface clock (trn_clk) frequency. The frequency selection enables maximum achievable data thr	
for the selected number of lanes and link spe	section on the internate block (intr <sub>cark</sub> ) nequency. The inequency selection reliables maanfund achievable dua's thi ed. Choice of non-defailt poton results in interface being overclocked with no overail effect on data throughpul rements, timing closure and power considerations. Xlinx recommends that the default frequency	
Frequency (MHz) 62.5		

Figure 5-15: Integrated Block Core Configuration Parameters

- 9. From the Device/Port Type drop-down menu, select the appropriate device/port type of the core (**Endpoint** or **Root Port**).
- 10. Click **OK** to generate the core using the default parameters.
- 11. In the Design sources tab, right-click the XCI file, and select **Generate**.
- 12. Select **All** to generate the core with the default parameters.



# Simulating the Example Design

The example design provides a quick way to simulate and observe the behavior of the core for PCI Express Endpoint and Root Port Example design projects generated using the Vivado Design Suite.

The currently supported simulators are:

- Vivado simulator (default)
- ModelSim Questa Advanced Simulator

*Note:* ModelSim PE 10.2a is not supported.

- Cadence IES
- Synopsys VCS

The simulator uses the example design test bench and test cases provided along with the example design for both of the design configurations.

For any project (PCI Express core) generated out of the box, the simulation using the default Vivado simulator can be run as follows:

1. In the Sources Window, right-click the example project file (.xci), and select **Open IP Example Design**.

The example project is created.

2. In the Flow Navigator (left-hand pane), under Simulation, right-click **Run Simulation** and select **Run Behavioral Simulation**.

After the Run Behavioral Simulation Option is running, you can observe the compilation and elaboration phase through the activity in the **Tcl Console**, and in the Simulation tab of the **Log** Window.

3. In Tcl Console, type the run all command and press **Enter**. This runs the complete simulation as per the test case provided in example design test bench.

After the simulation is complete, the result can be viewed in the **Tcl Console**.

In Vivado IDE, change the simulation settings as follows:

- 1. In the Flow Navigator, under Simulation, select Simulation Settings.
- 2. Set the Target simulator to Questa Advanced Simulator/ModelSim Simulator, Incisive Enterprise Simulator (IES) or Verilog Compiler Simulator.
- 3. In the simulator tab, select **Run Simulation > Run behavioral simulation**.
- 4. When prompted, click **Yes** to change and then run the simulator.



**IMPORTANT:** Simulation is not supported for configurations with the Silicon Revision option set to Initial\_ES. Only implementation is supported. If simulation is performed, it results in DRP monitor errors.

## **Endpoint Configuration**

The simulation environment provided with the 7 Series FPGAs Integrated Block for PCI Express core in Endpoint configuration performs simple memory access tests on the PIO example design. Transactions are generated by the Root Port Model and responded to by the PIO example design.

- PCI Express transaction layer packets (TLPs) are generated by the test bench transmit user application (pci\_exp\_usrapp\_tx). As it transmits TLPs, it also generates a log file, tx.dat.
- PCI Express TLPs are received by the test bench receive user application (pci\_exp\_usrapp\_rx). As the user application receives the TLPs, it generates a log file, rx.dat.

For more information about the test bench, see Root Port Model Test Bench for Endpoint in Chapter 6.

# Synthesizing and Implementing the Example Design

To run synthesis and implementation on the example design:

1. Right-click the XCI file, and select **Open IP example design**.

A new Vivado IDE window opens with the project name example\_project within the project directory.

2. In the Flow Navigator, click Run Synthesis and Run Implementation.



**TIP:** Click **Run Implementation** to run both synthesis and implementation. Click **Generate Bitstream** to run synthesis, implementation, and then generate the bitstream.

# **Directory and File Contents**

The 7 Series FPGAs Integrated Block for PCI Express example design directories and associated files are defined in the sections that follow. When core is generated in Vivado IDE, the directory structure generated differs for Endpoint design and Root port design, as explained below.

The project name and the component name can be customized; however, the default project name is  $project_1$  and the default component name is  $pcie_7x_0$ .



**IMPORTANT:** The default project and component names are used in this explanation of the example design.

## **Endpoint Solution**

The Endpoint Solution directory structure is shown Figure 5-16.

**Note:** The files indicated by [vhd] are also generated with the VHDL version of the core, with a .vhd extension.




Figure 5-16: Example Design: Endpoint Solution directory

## project\_1/project\_1.src/sources\_1/ip/pcie\_7x\_0

This is the main directory for all directories. The name of the directory is project\_1, by default.

## pcie\_7x\_0

This is the directory created based on the component name specified. By default this directory is  $pcie_7x_0$ . This directory consists of three subdirectories: source, simulation and example\_design. These are described in detail in the following sections.

# AMDZI XILINX

#### source

This directory contains the core top-level module definition. This module is instantiated in the Vivado Design Suite-generated top-level wrapper file, which exists in the sim and synth directories, in parallel to this directory.

File name (Verilog format): pcie\_7x\_<version\_number>\_top.v. For example: pcie\_7x\_v2\_1\_top.v.

File name (VHDL format): pcie\_7x\_<version\_number>\_top.vhd.
For example: pcie\_7x\_v2\_1\_top.vhd.



**IMPORTANT:** The parameters listed in the top-level file are being driven directly by the Vivado Design Suite generated top-level synthesis wrapper using the customization in the Vivado IDE parameters. However, the parameters from the top-level file are not passed to the core\_top.v/core\_top.vhd module. Instead, the core top module is automatically assigned the parameters from the Vivado IDE. To check that the proper parameter values are being driven, refer to the core\_top module.

#### sim

This directory contains the Vivado Design Suite-generated top-level wrapper file used for simulation. The file name is based on the component name you have specified. The default name is  $pcie_7x_0.v$ . This file contains the core top-level module definition which instantiates the module  $pcie_7x_<version_number>_top.v$  or  $pcie_7x_<version_number>_top.vhd$ .

#### synth

This directory contains the Vivado Design Suite-generated top-level wrapper file used for synthesis. The file name is based the component name you have specified. The default name is  $pcie_7x_0.v$ . This file contains the core top-level module definition which instantiates the module  $pcie_7x_<version_number>_top.v$  or  $pcie_7x_<version_number>_top.vhd$ .

### pcie\_7x\_0/source

This directory contains all source files for the PCI Express core.

Table 5-11: pcie_7x_0/source Directory	Table 5-11:	pcie_	_7x_	_0/source	Directory
--	-------------	-------	------	-----------	-----------

Name	Description
pcie_7x_0_core_top.v [vhd]	PCIe core top file. Contains the instances of pcie_top and gt_top.

Name	Description	
pcie_7x_0_axi_basic_rx_null_gen.v [vhd]		
pcie_7x_0_axi_basic_rx_pipeline.v [vhd]		
pcie_7x_0_axi_basic_rx.v [vhd]		
pcie_7x_0_axi_basic_top.v [vhd]	AXI4-Stream interface modules for the 7 series FPGA Integrated Block for PCI Express.	
pcie_7x_0_axi_basic_tx_pipeline.v [vhd]		
pcie_7x_0_axi_basic_tx_thrtl_ctl.v [vhd]		
pcie_7x_0_axi_basic_tx.v [vhd]	_	
pcie_7x_0_gt_top.v [vhd]		
pcie_7x_0_gtp_pipe_drp.v		
pcie_7x_0_gtp_pipe_rate.v	_	
pcie_7x_0_gtp_pipe_reset.v		
pcie_7x_0_gt_rx_valid_filter_7x.v		
pcie_7x_0_gt_wrapper.v		
pcie_7x_0_pipe_clock.v		
pcie_7x_0_pipe_drp.v		
pcie_7x_0_pipe_eq.v	GTX and GTP Wrapper files for the 7 series FPGA Integrated	
pcie_7x_0_pipe_rate.v	Block for PCI Express.	
pcie_7x_0_pipe_reset.v		
pcie_7x_0_pipe_sync.v		
pcie_7x_0_pipe_user.v		
pcie_7x_0_pipe_wrapper.v		
pcie_7x_0_qpll_drp.v		
pcie_7x_0_qpll_reset.v		
pcie_7x_0_qpll_wrapper.v		
pcie_7x_0_rxeq_scan.v		
pcie_7x_0_pcie_bram_7x.v [vhd]		
pcie_7x_0_pcie_brams_7x.v [vhd]	Block RAM modules for the 7 series FPGA Integrated Block for PCI Express.	
pcie_7x_0_pcie_bram_top_7x.v [vhd]		
pcie_7x_0_pcie_top.v [vhd]	– PCIe core wrapper files.	
pcie_7x_0_pcie_7x.v [vhd]	r cie core wrapper mes.	
pcie_7x_0_pcie_pipe_lane.v [vhd]		
pcie_7x_0_pcie_pipe_misc.v [vhd]	PIPE module for the 7 series FPGA integrated Block for PCIe.	
pcie_7x_0_pcie_pipe_pipeline.v [vhd]		
pcie_7x_0_clocks.xdc	Contains all clock constraints required for the Out Of Context (OOC) flow	

#### Table 5-11: pcie\_7x\_0/source Directory (Cont'd)

Name	Description
pcie_7x_0_ooc.xdc	Out-of-context XDC file.
pcie_7x_0-PCIE_X0Y0.xdc	PCIe core-level XDC file.

### pcie\_7x\_0/example\_design

This directory contains all the example design files required for the example\_design.

Table 5-12:	pcie_7x_0/example_design Direct	ory
-------------	---------------------------------	-----

Name	Description
EP_MEM.v [vhd]	
pcie_app_7x.v [vhd]	
PIO_EP_MEM_ACCESS.v [vhd]	
PIO_EP.v [vhd]	BIO Example decign files
PIO_RX_ENGINE.v [vhd]	PIO Example design files
PIO_TO_CTRL.v [vhd]	
PIO_TX_ENGINE.v [vhd]	
PIO.v [vhd]	
xilinx_pcie_2_1_ep_7x.v [vhd]	Xilinx example design top-level file. It contains the instances of the pipe_clock block PIO design top module and core top module (wrapper generated by Vivado Design Suite).
xilinx_pcie_7x_ep_x8g2.xdc	XDC file for example design. The file name reflects the link width and speed configured in the Vivado IDE.

### pcie\_7x\_0/simulation

This directory contains all the simulation related files. This directory consists of three subdirectories: dsport, functional and tests.

### pcie\_7x\_0/hierarchy.txt

This text file explains the hierarchy of the entire example design with the names of the files down the hierarchy.

## pcie\_7x\_0/simulation/dsport

This directory contains the dsport model files.

#### Table 5-13: pcie\_7x\_0/simulation/dsport Directory

Name	Description
pcie_2_1_rport_7x.v [vhd]	
pcie_axi_trn_bridge.v [vhd]	
pci_exp_expect_tasks.vh	
pci_exp_usrapp_cfg.v [vhd]	
pci_exp_usrapp_com.v [vhd]	Root port models files
pci_exp_usrapp_pl.v [vhd]	
pci_exp_usrapp_rx.v [vhd]	
pci_exp_usrapp_tx.v [vhd]	
xilinx_pcie_2_1_rport_7x.v [vhd]	

## pcie\_7x\_0/simulation/functional

This directory consists of the top-level test bench and clock generation modules.

Table 5-14: pcie\_7x\_0/simulation/functional Directory

Name	Description	
board_common.vh	Contains test bench definitions.	
board.v [vhd]	Top-level test bench file.	
sys_clk_gen_ds.v [vhd]	System differential clock source.	
sys_clk_gen.v [vhd]	System clock source.	

## pcie\_7x\_0/simulation/tests

This directory consists of the test cases.

Table 5-15: pcie\_7x\_0/simulation/tests Directory

Name	Description	
sample_tests.vh	<ul> <li>Test definition for example test bench.</li> </ul>	
tests.vh		

## **Root Port Solution**

The Root Port Solution directory structure is shown in Figure 5-17. The file directory structure is same as Endpoint solution except the simulation directory.



**Note:** The files indicated by [vhd] are also generated with the VHDL version of the core, with a .vhd extension.




Figure 5-17: Example Design: Root Port Solution Directory Structure

### project\_1/project\_1.src/sources\_1/ip/pcie\_7x\_0

This is the main directory for all directories. The name of the directory is project\_1, by default.

### pcie\_7x\_0

This directory is created based on the component name specified. By default this directory is pcie\_7x\_0. It consists of three subdirectories: source, simulation and example design. These are described in detail in the following sections.

#### source

This directory contains the core top-level module definition. This module is instantiated in the Vivado Design Suite-generated top-level wrapper file, which exists in the sim and synth directories, in parallel to this directory.

File name (Verilog format): pcie\_7x\_<version\_number>\_top.v. For example: pcie\_7x\_v2\_1\_top.v.

**File name (VHDL format)**: pcie\_7x\_<version\_number>\_top.vhd. For example: pcie\_7x\_v2\_1\_top.vhd.

# AMD**Z** XILINX

 $\diamondsuit$ 

**IMPORTANT:** The parameters listed in the top-level file are being driven directly by the Vivado Design Suite generated top-level synthesis wrapper as per the customization in the Vivado IDE parameters. However, the parameters from the top-level file are not passed to the core\_top.v/core\_top.vhd module. Instead, the core top module is automatically assigned the parameters as per the Vivado IDE parameters. To check that the proper parameter values are being driven, refer to the core\_top module.

#### sim

This directory contains the Vivado Design Suite-generated top-level wrapper file used for simulation. The file name is based on the component name you have specified. The default name is  $pcie_7x_0.v$ . This file contains the core top-level module definition which instantiates the module  $pcie_7x_<version_number>_top.v$  or  $pcie_7x_<version_number>_top.vhd$ .

#### synth

This directory contains the Vivado Design Suite-generated top-level wrapper file used for synthesis. The file name is based the component name you have specified. The default name is  $pcie_7x_0.v$ . This file contains the core top-level module definition which instantiates the module  $pcie_7x_<version_number>_top.v$  or  $pcie_7x_<version_number>_top.vhd$ .

## pcie\_7x\_0/source

This directory contains all source files for the PCI Express core.

Table 5-16:	pcie	7x	0/source	Directory

Name	Description
pcie_7x_0_core_top.v [vhd]	PCle core top file. Contains the instances of pcie_top and gt_top.
pcie_7x_0_axi_basic_rx_null_gen.v [vhd]	
pcie_7x_0_axi_basic_rx_pipeline.v [vhd]	_
pcie_7x_0_axi_basic_rx.v [vhd]	
pcie_7x_0_axi_basic_top.v [vhd]	AXI4-Stream interface modules for the 7 series FPGA Integrated Block for PCI Express.
pcie_7x_0_axi_basic_tx_pipeline.v [vhd]	
pcie_7x_0_axi_basic_tx_thrtl_ctl.v [vhd]	
pcie_7x_0_axi_basic_tx.v [vhd]	

Name	Description
pcie_7x_0_gt_top.v [vhd]	
pcie_7x_0_gtp_pipe_drp.v	
pcie_7x_0_gtp_pipe_rate.v	
pcie_7x_0_gtp_pipe_reset.v	
pcie_7x_0_gt_rx_valid_filter_7x.v	
pcie_7x_0_gt_wrapper.v	
pcie_7x_0_pipe_clock.v	
pcie_7x_0_pipe_drp.v	
pcie_7x_0_pipe_eq.v	GTX and GTP Wrapper files for the 7 series FPGA Integrated
pcie_7x_0_pipe_rate.v	Block for PCI Express.
pcie_7x_0_pipe_reset.v	
pcie_7x_0_pipe_sync.v	
pcie_7x_0_pipe_user.v	
pcie_7x_0_pipe_wrapper.v	
pcie_7x_0_qpll_drp.v	
pcie_7x_0_qpll_reset.v	
pcie_7x_0_qpll_wrapper.v	
pcie_7x_0_rxeq_scan.v	
pcie_7x_0_pcie_bram_7x.v [vhd]	
pcie_7x_0_pcie_brams_7x.v [vhd]	Block RAM modules for the 7 series FPGA Integrated Block for PCI Express.
pcie_7x_0_pcie_bram_top_7x.v [vhd]	
pcie_7x_0_pcie_top.v [vhd]	– PCIe core wrapper files.
pcie_7x_0_pcie_7x.v [vhd]	
pcie_7x_0_pcie_pipe_lane.v [vhd]	
pcie_7x_0_pcie_pipe_misc.v [vhd]	PIPE module for the 7 series FPGA integrated Block for PCI Express.
pcie_7x_0_pcie_pipe_pipeline.v [vhd]	
pcie_7x_0_clocks.xdc	Contains all clock constraints required for the out-of-context (OOC) flow.
pcie_7x_0_ooc.xdc	OOC XDC file.
pcie_7x_0-PCIE_X0Y0.xdc	PCIe core-level XDC file.

## pcie3\_7x\_0/example\_design

This directory contains all the example design files required for the example\_design.

Table 5-17:	pcie 7x	0/example	_design Directory
		_o/ champic_	

Name	Description	
cgator_cfg_rom.data		
cgator_controller.v [vhd]		
cgator_cpl_decoder.v [vhd]		
cgator_gen2_enabler.v [vhd]	Configurator block files.	
cgator_pkt_generator.v [vhd]	Computator block mes.	
cgator_tx_mux.v [vhd]		
cgator.v [vhd]		
cgator_wrapper.v [vhd]		
pio_master_checker.v [vhd]		
pio_master_controller.v [vhd]	PIO example design files.	
pio_master_pkt_generator.v [vhd]		
pio_master.v [vhd]		
xilinx_pcie_2_1_rport_7x.v [vhd]	Example design top-level file. This consists of the instances of PIO master and the core top file.	
xilinx_pcie_7x_rp_x8g2.xdc	XDC file for example design. The file name reflects the link width and speed configured in the Vivado IDE.	

### pcie\_7x\_0/simulation/ep

This directory contains the Endpoint (EP) model files.

Table 5-18: pcie\_7x\_0/simulation/ep Directory

Name	Description
EP_MEM.v [vhd]	
pcie_2_1_ep_7x.v [vhd]	
pcie_app_7vx.v[vhd]	
PIO_EP_MEM_ACCESS.v[vhd]	
PIO_EP.v[vhd]	EP model files.
PIO_RX_ENGINE.v[vhd]	
PIO_TO_CTRL.v[vhd]	
PIO_TX_ENGINE.v[vhd]	
PIO.v[vhd]	
xilinx_pcie_2_1_ep_7x.v[vhd]	EP model top-level module.

## pcie\_7x\_0/simulation/functional

This directory consists of the top-level test bench and clock generation modules.

 Table 5-19:
 pcie\_7x\_0/simulation/functional Directory

Name	Description	
board.v[vhd]	Top-level test bench file.	
sys_clk_gen.v[vhd]	System clock generator file.	

# Chapter 6



# Test Benches

This chapter contains information about the test benches provided in the Vivado<sup>®</sup> Design Suite environment.

# **Root Port Model Test Bench for Endpoint**

The PCI Express<sup>®</sup> Root Port Model is a robust test bench environment that provides a test program interface that can be used with the provided PIO design or with a user design. The purpose of the Root Port Model is to provide a source mechanism for generating downstream PCI Express TLP traffic to stimulate your design, and a destination mechanism for receiving upstream PCI Express TLP traffic from your design in a simulation environment.

Source code for the Root Port Model is included to provide the model for a starting point for your test bench. All the significant work for initializing configuration space, creating TLP transactions, generating TLP logs, and providing an interface for creating and verifying tests are complete, allowing you to dedicate efforts to verifying the correct functionality of the design rather than spending time developing an Endpoint core test bench infrastructure.

The Root Port Model consists of:

- Test Programming Interface (TPI), which allows you to stimulate the Endpoint device for the model
- Example tests that illustrate how to use the test program TPI.
- Verilog or VHDL source code for all Root Port Model components, which allow you to customize the test bench.

Figure 6-1 illustrates the Root Port Model coupled with the PIO design.






Figure 6-1: Root Port Model and Top-Level Endpoint

## Architecture

The Root Port Model consists of these blocks, illustrated in Figure 6-1:

- dsport (Root Port)
- usrapp\_tx
- usrapp\_rx
- usrapp\_com (Verilog only)

The usrapp\_tx and usrapp\_rx blocks interface with the dsport block for transmission and reception of TLPs to/from the Endpoint Design Under Test (DUT). The Endpoint DUT consists of the Endpoint for PCIe and the PIO design (displayed) or customer design.





The usrapp\_tx block sends TLPs to the dsport block for transmission across the PCI Express Link to the Endpoint DUT. In turn, the Endpoint DUT device transmits TLPs across the PCI Express Link to the dsport block, which are subsequently passed to the usrapp\_rx block. The dsport and core are responsible for the data link layer and physical link layer processing when communicating across the PCI Express logic. Both usrapp\_tx and usrapp\_rx utilize the usrapp\_com block for shared functions, for example, TLP processing and log file outputting. Transaction sequences or test programs are initiated by the usrapp\_tx block to stimulate the logic interface of the Endpoint device. TLP responses from the Endpoint device are received by the usrapp\_rx block. Communication between the usrapp\_tx and usrapp\_rx blocks allow the usrapp\_tx block to verify correct behavior and act accordingly when the usrapp\_rx block has received TLPs from the Endpoint device.

## Simulating the Example Design

To simulate the design, see Simulating the Example Design.

## **Scaled Simulation Timeouts**

The simulation model of the 7 Series FPGAs Integrated Block for PCI Express uses scaled down times during link training to allow for the link to train in a reasonable amount of time during simulation. According to the *PCI Express Specification, rev. 2.1* [Ref 2], there are various timeouts associated with the link training and status state machine (LTSSM) states. The 7 series FPGAs integrated block scales these timeouts by a factor of 256 in simulation, except in the Recovery Speed\_1 LTSSM state, where the timeouts are not scaled.

## **Test Selection**

 Table 6-1 describes the tests provided with the Root Port Model, followed by specific sections for VHDL and Verilog test selection.

Table 6-1: Root Port Model Provided Tests

Test Name	Test in VHDL/Verilog	Description
sample_smoke_test0	Verilog and VHDL	Issues a PCI Type 0 Configuration Read TLP and waits for the completion TLP; then compares the value returned with the expected Device/Vendor ID value.

Table 6-1:	Root Port Model Provided Tests (Cont'd)
------------	---

Test Name	Test in VHDL/Verilog	Description		
		Performs the same operation as sample_smoke_test0 but makes use c expectation tasks. This test uses two separate test program threads:		
		• the first thread issues the PCI Type 0 Configuration Read TLP, and		
sample_smoke_test1	Verilog	<ul> <li>the second thread issues the Completion with Data TLP expectation task.</li> </ul>		
		This test illustrates the form for a parallel test that uses expectation tasks. This test form enables for you to confirm the receipt of any TLPs from your design. Additionally, this method can be used to confirm reception of TLPs when ordering is unimportant.		
pio_writeReadBack_test0	Verilog and VHDL	Performs a check for the expected Device/Vendor ID, Link Speed, and Link Width value. Performs Endpoint enumeration (scan and program BARs, and set PCIe configuration registers. Issues Memory/IO Write and Read packets depending on the BAR type enabled (IO, Memory 32-bit, or Memory 64-bit) and checks that the written value can be read back successfully.		

## **Output Logging**

When a test fails on the example or customer design, the test programmer debugs the offending test case. Typically, the test programmer inspects the wave file for the simulation and cross-reference this to the messages displayed on the standard output. Because this approach can be very time consuming, the Root Port Model offers an output logging mechanism to assist the tester with debugging failing test cases to speed the process.

The Root Port Model creates three output log files during each simulation run.

- rx.dat and tx.dat: These log files each contain a detailed record of every TLP that was received and transmitted, respectively, by the Root Port Model. When you understand the expected TLP transmission during a specific test case, you can more easily isolate the failure.
- error.dat: This log file is used in conjunction with the expectation tasks. Test programs that use the expectation tasks generate a general error message to standard output. Detailed information about the specific comparison failures that have occurred due to the expectation error is located within error.dat.

## **Parallel Test Programs**

There are two classes of tests supported by the Root Port Model:

• **Sequential tests**: Tests that exist within one process and behave similarly to sequential programs. The test depicted in Test Program: pio\_writeReadBack\_test0 is an example of a sequential test. Sequential tests are very useful when verifying behavior that have events with a known order.

• **Parallel tests**: Tests involving more than one process thread. The test sample\_smoke\_test1 is an example of a parallel test with two process threads.
Parallel tests are very useful when verifying that a specific set of events have occurred,
however the order of these events are not known.

A typical parallel test uses the form of one command thread and one or more expectation threads. These threads work together to verify the device functionality. The role of the command thread is to create the necessary TLP transactions that cause the device to receive and generate TLPs. The role of the expectation threads is to verify the reception of an expected TLP. The Root Port Model TPI has a complete set of expectation tasks to be used in conjunction with parallel tests.

Because the example design is a target-only device, only Completion TLPs can be expected by parallel test programs while using the PIO design. However, the full library of expectation tasks can be used for expecting any TLP type when used in conjunction with the user design (which can include bus-mastering functionality). Currently, the VHDL version of the Root Port Model Test Bench does not support Parallel tests.

## **Test Description**

The Root Port Model provides a Test Program Interface (TPI). The TPI provides the means to create tests by invoking a series of Verilog tasks. All Root Port Model tests should follow the same six steps:

- 1. Perform conditional comparison of a unique test name.
- 2. Set up master timeout in case simulation hangs.
- 3. Wait for Reset and link-up.
- 4. Initialize the configuration space of the Endpoint.
- 5. Transmit and receive TLPs between the Root Port Model and the Endpoint DUT.
- 6. Verify that the test succeeded.

### Test Program: pio\_writeReadBack\_test0

```
else if(testname == "pio_writeReadBack_test1"
1.
2.
       begin
3.
       // This test performs a 32 bit write to a 32 bit Memory space and performs a read back
      TSK_SIMULATION_TIMEOUT(10050);
4
5.
       TSK_SYSTEM_INITIALIZATION;
      TSK_BAR_INIT;
б.
     for (ii = 0; ii <= 6; ii = ii + 1) begin
7.
          if (BAR_INIT_P_BAR_ENABLED[ii] > 2'b00) // bar is enabled
8
9.
           case(BAR_INIT_P_BAR_ENABLED[ii])
10.
                   2'b01 : // IO SPACE
11.
                  begin
                      $display("[%t] : NOTHING: to IO 32 Space BAR %x", $realtime, ii);
12
13.
                  end
                   2'b10 : // MEM 32 SPACE
14.
15.
                    begin
                      $display("[%t] : Transmitting TLPs to Memory 32 Space BAR %x",
16.
17.
                                $realtime, ii);
              //-----
18
19.
              // Event : Memory Write 32 bit TLP
20.
               //-----
21.
                       DATA STORE[0] = 8'h04;
                       DATA STORE[1] = 8'h03;
22.
                       DATA_STORE[2] = 8'h02;
23.
                       DATA STORE[3] = 8'h01;
24.
                       P_READ_DATA = 32'hfff_ffff; // make sure P_READ_DATA has known initial value
25.
                       TSK_TX_MEMORY_WRITE_32(DEFAULT_TAG, DEFAULT_TC, 10'd1, BAR_INIT_P_BAR[ii][31:0], 4'hF,
26.
       4'hF, 1'b0);
27.
                       TSK TX CLK EAT(10);
                       DEFAULT_TAG = DEFAULT_TAG + 1;
28.
                 //-----
29
                  // Event : Memory Read 32 bit TLP
30.
31.
                  //------
                       TSK_TX_MEMORY_READ_32(DEFAULT_TAG, DEFAULT_TC, 10'd1, BAR_INIT_P_BAR[ii][31:0], 4'hF,
32.
       4'hF);
33.
                       TSK_WAIT_FOR_READ_DATA;
                       if (P_READ_DATA != {DATA_STORE[3], DATA_STORE[2], DATA_STORE[1], DATA_STORE[0] })
34.
35.
                         begin
                          $display("[%t] : Test FAILED --- Data Error Mismatch, Write Data %x != Read Data %x",
36.
       $realtime,{DATA_STORE[3], DATA_STORE[2], DATA_STORE[1], DATA_STORE[0]}, P_READ_DATA);
37.
                        end
38.
                      else
39.
                       begin
                          $display("[%t] : Test PASSED --- Write Data: %x successfully received", $realtime,
40.
       P_READ_DATA);
41.
                        end
```

## **Expanding the Root Port Model**

The Root Port Model was created to work with the PIO design, and for this reason is tailored to make specific checks and warnings based on the limitations of the PIO design. These checks and warnings are enabled by default when the Root Port Model is generated in the Vivado IDE. However, you can disable these limitations so that they do not affect the design.

Because the PIO design was created to support at most one I/O BAR, one Mem64 BAR, and two Mem32 BARs (one of which must be the EROM space), the Root Port Model by default makes a check during device configuration that verifies that the core has been configured to meet this requirement. A violation of this check causes a warning message to be displayed as well as for the offending BAR to be gracefully disabled in the test bench. This



check can be disabled by setting the pio\_check\_design variable to zero in the
pci\_exp\_usrapp\_tx.v file.

#### Root Port Model TPI Task List

The Root Port Model TPI tasks include these tasks, which are further defined in these tables.

- Table 6-2: Test Setup Tasks
- Table 6-3: TLP Tasks
- Table 6-4: BAR Initialization Tasks
- Table 6-5: Example PIO Design Tasks
- Table 6-6: Expectation Tasks

#### Table 6-2: Test Setup Tasks

Name	Input		Description
TSK_SYSTEM_INITIALIZATION	None		Waits for transaction interface reset and link-up between the Root Port Model and the Endpoint DUT.
			This task must be invoked prior to the Endpoint core initialization.
TSK_USR_DATA_SETUP_SEQ	None		Initializes global 4096 byte DATA_STORE array entries to sequential values from zero to 4095.
TSK_TX_CLK_EAT	clock count 31:30		Waits clock_count transaction interface clocks.
TSK_SIMULATION_TIMEOUT			Sets master simulation timeout value in units of transaction interface clocks. This task should be used to ensure that all DUT tests complete.

#### Table 6-3: TLP Tasks

Name	Input		Description
TSK_TX_TYPE0_CONFIGURATION_READ	tag_ reg_addr_ first_dw_be_	7:0 11:0 3:0	Sends a Type 0 PCI Express Config Read TLP from the Root Port Model to reg_addr_ of the Endpoint DUT with tag_ and first_dw_be_ inputs. CpID returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID
TSK_TX_TYPE1_CONFIGURATION_READ	tag_ reg_addr_ first_dw_be_	7:0 11:0 3:0	Sends a Type 1 PCI Express Config Read TLP from the Root Port Model to reg_addr_ of the Endpoint DUT with tag_ and first_dw_be_ inputs. CpID returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.

#### Table 6-3: TLP Tasks (Cont'd)

Name	Input		Description
TSK_TX_TYPE0_CONFIGURATION_WRITE	tag_ reg_addr_ reg_data_ first_dw_be_	7:0 11:0 31:0 3:0	Sends a Type 0 PCI Express Config Write TLP from the Root Port Model to reg_addr_ of the Endpoint DUT with tag_ and first_dw_be_ inputs. Cpl returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.
TSK_TX_TYPE1_CONFIGURATION_WRITE	tag_ reg_addr_ reg_data_ first_dw_be_	7:0 11:0 31:0 3:0	Sends a Type 1 PCI Express Config Write TLP from the Root Port Model to reg_addr_ of the Endpoint DUT with tag_ and first_dw_be_ inputs. Cpl returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.
TSK_TX_MEMORY_READ_32	tag_ tc_ len_ addr_ last_dw_be_ first_dw_be_	7:0 2:0 9:0 31:0 3:0 3:0	Sends a PCI Express Memory Read TLP from the Root Port to 32-bit memory address addr_ of the Endpoint DUT. CpID returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.
TSK_TX_MEMORY_READ_64	tag_ tc_ len_ addr_ last_dw_be_ first_dw_be_	7:0 2:0 9:0 63:0 3:0 3:0	Sends a PCI Express Memory Read TLP from the Root Port Model to 64-bit memory address addr_ of the Endpoint DUT. CpID returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.
TSK_TX_MEMORY_WRITE_32	tag_ tc_ len_ addr_ last_dw_be_ first_dw_be_ ep_	7:0 2:0 9:0 31:0 3:0 3:0 -	Sends a PCI Express Memory Write TLP from the Root Port Model to 32-bit memory address addr_ of the Endpoint DUT. CpID returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID. The global DATA_STORE byte array is used to pass write data to task.
TSK_TX_MEMORY_WRITE_64	tag_ tc_ len_ addr_ last_dw_be_ first_dw_be_ ep_	7:0 2:0 9:0 63:0 3:0 3:0 -	Sends a PCI Express Memory Write TLP from the Root Port Model to 64-bit memory address addr_ of the Endpoint DUT. CpID returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID. The global DATA_STORE byte array is used to pass write data to task.

## Table 6-3: TLP Tasks (Cont'd)

XILINX

Name	Input		Description
TSK_TX_COMPLETION	tag_ tc_ len_ comp_status_	7:0 2:0 9:0 2:0	Sends a PCI Express Completion TLP from the Root Port Model to the Endpoint DUT using global COMPLETE_ID_CFG as the completion ID.
TSK_TX_COMPLETION_DATA	tag_ tc_ len_ byte_count lower_addr comp_status ep_	7:0 2:0 9:0 11:0 6:0 2:0 -	Sends a PCI Express Completion with Data TLP from the Root Port Model to the Endpoint DUT using global COMPLETE_ID_CFG as the completion ID. The global DATA_STORE byte array is used to pass completion data to task.
TSK_TX_MESSAGE	tag_ tc_ len_ data message_rtg message_code	7:0 2:0 9:0 63:0 2:0 7:0	Sends a PCI Express Message TLP from the Root Port Model to the Endpoint DUT. Completion returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.
TSK_TX_MESSAGE_DATA	tag_ tc_ len_ data message_rtg message_code	7:0 2:0 9:0 63:0 2:0 7:0	Sends a PCI Express Message with Data TLP from the Root Port Model to the Endpoint DUT. The global DATA_STORE byte array is used to pass message data to task. Completion returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.
TSK_TX_IO_READ	tag_ addr_ first_dw_be_	7:0 31:0 3:0	Sends a PCI Express I/O Read TLP from the Root Port Model to I/O address addr_[31:2] of the Endpoint DUT. CpID returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.
TSK_TX_IO_WRITE	tag_ addr_ first_dw_be_ data	7:0 31:0 3:0 31:0	Sends a PCI Express I/O Write TLP from the Root Port Model to I/O address addr_[31:2] of the Endpoint DUT. CpID returned from the Endpoint DUT uses the contents of global COMPLETE_ID_CFG as the completion ID.

#### Table 6-3: TLP Tasks (Cont'd)

Name	Input		Description
TSK_TX_BAR_READ	bar_index byte_offset tag_ tc_	2:0 31:0 7:0 2:0	Sends a PCI Express one DWORD Memory 32, Memory 64, or I/O Read TLP from the Root Port Model to the target address corresponding to offset byte_offset from BAR bar_index of the Endpoint DUT. This task sends the appropriate Read TLP based on how BAR bar_index has been configured during initialization. This task can be called only after TSK_BAR_INIT has successfully completed. CpID returned from the Endpoint DUT use the contents of global COMPLETE_ID_CFG as the completion ID.
TSK_TX_BAR_WRITE	byte_offset         31:0           tag_         7:0           tc_         2:0		Sends a PCI Express one DWORD Memory 32, Memory 64, or I/O Write TLP from the Root Port to the target address corresponding to offset byte_offset from BAR bar_index of the Endpoint DUT. This task sends the appropriate Write TLP based on how BAR bar_index has been configured during initialization. This task can only be called after TSK_BAR_INIT has successfully completed.
TSK_WAIT_FOR_READ_DATA	None		Waits for the next completion with data TLP that was sent by the Endpoint DUT. On successful completion, the first DWORD of data from the CpID is stored in the global P_READ_DATA. This task should be called immediately following any of the read tasks in the TPI that request Completion with Data TLPs to avoid any race conditions. By default this task locally times out and terminates the simulation after 1,000 transaction interface clocks. The global cpId_to_finish can be set to zero so that local timeout returns execution to the calling test and does not result in simulation timeout. For this case test programs should check the global cpId_to, which when set to one indicates that this task

#### Table 6-4: BAR Initialization Tasks

XILINX

Name	Input	Description
		Performs a standard sequence of Base Address Register initialization tasks to the Endpoint device using the PCI Express logic. Performs a scan of the Endpoint PCI BAR range requirements, performs the necessary memory and I/O space mapping calculations, and finally programs the Endpoint so that it is ready to be accessed.
TSK_BAR_INIT	None	On completion, your test program can begin memory and I/O transactions to the device. This function displays to standard output a memory and I/O table that details how the Endpoint has been initialized. This task also initializes global variables within the Root Port Model that are available for test program usage. This task should only be called after TSK_SYSTEM_INITIALIZATION.
	TSK_BAR_SCAN None	Performs a sequence of PCI Type 0 Configuration Writes and Configuration Reads using the PCI Express logic to determine the memory and I/O requirements for the Endpoint.
ISK_BAR_SCAN		The task stores this information in the global array BAR_INIT_P_BAR_RANGE[]. This task should only be called after TSK_SYSTEM_INITIALIZATION.
		Performs memory and I/O mapping algorithm and allocates Memory 32, Memory 64, and I/O space based on the Endpoint requirements.
TSK_BUILD_PCIE_MAP	None	This task has been customized to work in conjunction with the limitations of the PIO design and should only be called after completion of TSK_BAR_SCAN.
TSK_DISPLAY_PCIE_MAP	None	Displays the memory mapping information of the Endpoint core PCI Base Address Registers. For each BAR, the BAR value, the BAR range, and BAR type is given. This task should only be called after completion of TSK_BUILD_PCIE_MAP.

www.xilinx.com

#### Table 6-5: Example PIO Design Tasks

Name	Input	t	Description
TSK_TX_READBACK_CONFIG	None		Performs a sequence of PCI Type 0 Configuration Reads to the Endpoint device Base Address Registers, PCI Command Register, and PCIe Device Control Register using the PCI Express logic.
			This task should only be called after TSK_SYSTEM_INITIALIZATION.
TSK_MEM_TEST_DATA_BUS	bar_index 2:0		Tests whether the PIO design FPGA block RAM data bus interface is correctly connected by performing a 32-bit walking ones data test to the I/O or memory address pointed to by the input bar_index.
		For an exhaustive test, this task should be called four times, once for each block RAM used in the PIO design.	
TSK_MEM_TEST_ADDR_BUS bar_index 2:0 nBytes 31:0	bar_index	2:0	Tests whether the PIO design FPGA block RAM address bus interface is accurately connected by performing a walking ones address test starting at the I/O or memory address pointed to by the input bar_index.
	31:0	For an exhaustive test, this task should be called four times, once for each block RAM used in the PIO design. Also, the nBytes input should specify the entire size of the individual block RAM.	
TSK_MEM_TEST_DEVICE bar_index 2:0 nBytes 31:0		Tests the integrity of each bit of the PIO design FPGA block RAM by performing an increment/decrement test on all bits starting at the block RAM pointed to by the input bar_index with the range specified by input nBytes.	
	31:0	For an exhaustive test, this task should be called four times, once for each block RAM used in the PIO design. Also, the nBytes input should specify the entire size of the individual block RAM.	

#### Table 6-6: Expectation Tasks

Name	Inpu	t	Output	Description
	traffic_class	2:0		
	td	-		
	ер	-		
	attr	1:0		
	length	9:0		Waits for a Completion with Data TLP
TSK_EXPECT_CPLD	completer_id	15:0	Expect	that matches traffic_class, td, ep, attr, length, and payload.
	completer_status	2:0	status	Returns a 1 on successful completion;
	bcm	-		0 otherwise.
	byte_count	11:0		
	requester_id	15:0		
	tag	7:0		
	address_low	6:0		
	traffic_class	2:0		
	td	-		Waits for a Completion without Data TLP that matches traffic_class, td, ep, attr, and length. Returns a 1 on successful completion; 0 otherwise.
	ер	-	Expect status	
	attr	1:0		
	completer_id	15:0		
TSK_EXPECT_CPL	completer_status	2:0		
	bcm	-		
	byte_count	11:0		
	requester_id	15:0		
	tag	7:0		
	address_low	6:0		
	traffic_class	2:0		
	td	-		
	ер	-		Maits for a 22 bit Address Memory
	attr	1:0		Waits for a 32-bit Address Memory Read TLP with matching header fields.
TSK_EXPECT_MEMRD	length	9:0	Expect	Returns a 1 on successful completion; 0 otherwise. This task can only be
	requester_id	15:0	status	
	tag	7:0		used in conjunction with Bus Master designs.
	last_dw_be	3:0		uesigns.
	first_dw_be	3:0		
	address	29:0		

#### Table 6-6: Expectation Tasks (Cont'd)

Name	Inp	ut	Output	Description
	traffic_class	2:0		
	td	-		
	ер	-		Waits for a 64-bit Address Memory
	attr	1:0		Read TLP with matching header fields.
TSK_EXPECT_MEMRD64	length	9:0	Expect	Returns a 1 on successful completion;
	requester_id	15:0	status	0 otherwise.
	tag	7:0		This task can only be used in conjunction with Bus Master designs.
	last_dw_be	3:0		conjunction with bus muster designs.
	first_dw_be	3:0		
	address	61:0		
	traffic_class	2:0		
	td	-		
	ер	-		Waite for a 22 hit Address Manager
	attr	1:0		Waits for a 32-bit Address Memory Write TLP with matching header
TSK_EXPECT_MEMWR	length	9:0	Expect	fields. Returns a 1 on successful
ISK_EXPECT_IVIEIVIVVR	requester_id	15:0	status	completion; 0 otherwise.
	tag	7:0		This task can only be used in conjunction with Bus Master designs.
	last_dw_be	3:0		conjunction with bus master designs.
	first_dw_be	3:0		
	address	29:0		
	traffic_class	2:0		
	td	-		
	ер	-		Waits for a 64 bit Address Memory
	attr	1:0		Waits for a 64-bit Address Memory Write TLP with matching header
TSK_EXPECT_MEMWR64	length	9:0	Expect	fields. Returns a 1 on successful
	requester_id	15:0	status	completion; 0 otherwise.
	tag	7:0		This task can only be used in conjunction with Bus Master designs.
	last_dw_be	3:0		conjunction with bus master designs.
	first_dw_be	3:0		
	address	61:0		
	td	-		
	ер	-		Waits for an I/O Write TLP with
	requester_id	15:0	_	matching header fields. Returns a 1 on successful completion; 0 otherwise. This task can only be used in
TSK_EXPECT_IOWR	tag	7:0	Expect status	
	first_dw_be	3:0	510105	
	address	31:0		conjunction with Bus Master designs.
	data	31:0		

# **Endpoint Model Test Bench for Root Port**

The Endpoint model test bench for the 7 Series FPGAs Integrated Block for PCI Express core in Root Port configuration is a simple example test bench that connects the Configurator example design and the PCI Express Endpoint model allowing the two to operate like two devices in a physical system. Because the Configurator example design consists of logic that initializes itself and generates and consumes bus traffic, the example test bench only implements logic to monitor the operation of the system and terminate the simulation.

The Endpoint model test bench consists of:

- Verilog or VHDL source code for all Endpoint model components
- PIO slave design

Figure 5-13 illustrates the Endpoint model coupled with the Configurator example design.

## Architecture

The Endpoint model consists of these blocks:

- PCI Express Endpoint (7 Series FPGAs Integrated Block for PCI Express in Endpoint configuration) model.
- PIO slave design, consisting of:
  - PIO\_RX\_ENGINE
  - PIO\_TX\_ENGINE
  - PIO\_EP\_MEM
  - PIO\_TO\_CTRL

The PIO\_RX\_ENGINE and PIO\_TX\_ENGINE blocks interface with the ep block for reception and transmission of TLPs from/to the Root Port Design Under Test (DUT). The Root Port DUT consists of the core configured as a Root Port and the Configurator Example Design, which consists of a Configurator block and a PIO Master design, or customer design.

The PIO slave design is described in detail in Programmed Input/Output: Endpoint Example Design.

## Simulating the Example Design

To simulate the design, see Simulating the Example Design.

*Note:* For Cadence IES, the work construct DEFINE WORK WORK must be inserted manually into the cds.lib file.



## **Scaled Simulation Timeouts**

The simulation model of the core uses scaled down times during link training to allow for the link to train in a reasonable amount of time during simulation. According to the *PCI Express Specification, rev. 2.1* [Ref 2], there are various timeouts associated with the link training and status state machine (LTSSM) states. The core scales these timeouts by a factor of 256 in simulation, except in the Recovery Speed\_1 LTSSM state, where the timeouts are not scaled.

# **Output Logging**

The test bench outputs messages, captured in the simulation log, indicating the time at which these occur:

- user\_reset is deasserted.
- user\_lnk\_up is asserted.
- cfg\_done is asserted by the Configurator.
- pio\_test\_finished is asserted by the PIO Master.
- Simulation Timeout (if pio\_test\_finished or pio\_test\_failed is never asserted).

# Appendix A



# Upgrading

This appendix contains information about migrating a design from ISE<sup>®</sup> Design Suite to the Vivado<sup>®</sup> Design Suite, and for upgrading to a more recent version of the IP core.

# Migrating to the Vivado Design Suite

This section covers:

- Migration to 7 Series Devices
- TRN to AXI Migration Considerations

For information on migrating to the Vivado Design Suite, see *ISE to Vivado Design Suite Migration Methodology Guide* (UG911) [Ref 20].

## **Migration to 7 Series Devices**

For migrating to the 7 Series FPGAs Integrated Block for PCI Express<sup>®</sup> from the Virtex<sup>®</sup>-6 FPGA Integrated Block for PCI Express, the list in this section describes the differences in behaviors and options between the 7 Series FPGAs Integrated Block for PCI Express core and the Virtex-6 FPGA Integrated Block for PCI Express core, version v2.x with the AXI4-Stream interface.

### Core Capability Differences

- 8-Lane, 5.0 Gb/s (Gen2) Speed Operation for Root Port Configuration: The 7 Series FPGAs Integrated Block for PCI Express also supports the 5.0 Gb/s speed operation for the 8-lane Root Port Configuration.
- **128-bit Interface**: The 7 Series Integrated Block for PCIe supports the 128-bit interface for the 8-lane, 2.5 Gb/s configuration and 4-lane, 5.0 Gb/s configuration.

### **Configuration Interface**

Table A-1 lists the Configuration interface signals whose names were changed.





#### Table A-1: Configuration Interface Changes

Name	Signal Name in Virtex-6 FPGA Integrated Block for PCI Express	Signal Name in 7 Series FPGAs Integrated Block for PCI Express
Configuration Data Out	cfg_do	cfg_mgmt_do
Configuration Read Write Done	cfg_rd_wr_done	cfg_mgmt_rd_wr_done
Configuration Data In	cfg_di	cfg_mgmt_di
Configuration DWORD Address	cfg_dwaddr	cfg_mgmt_dwaddr
Configuration Byte Enable	cfg_byte_en	cfg_mgmt_byte_en
Configuration Write Enable	cfg_wr_en	cfg_mgmt_wr_en
Configuration Read Enable	cfg_rd_en	cfg_mgmt_rd_en

Table A-2 lists the new Configuration interface signals. See Designing with Configuration Space Registers and Configuration Interface in Chapter 3 for detailed information.

Signal	Description			
cfg_mgmt_wr_rw1c_as_rw	New Configuration Write signals in the core.			
cfg_mgmt_wr_readonly	New configuration write signals in the core.			
cfg_pm_halt_aspm_l0s				
cfg_pm_halt_aspm_l1 <sup>(1)</sup>	New Power Management signals in the core.			
cfg_pm_force_state[1:0]				
cfg_pm_force_state_en				
cfg_err_aer_headerlog[127:0]				
cfg_err_aer_headerlog_set				
cfg_aer_interrupt_msgnum[4:0]	New AER Interface signals.			
cfg_aer_ecrc_gen_en				
cfg_aer_ecrc_check_en				
cfg_pciecap_interrupt_msgnum[4:0]	Now Interrupt interface signals			
cfg_interrupt_stat	New Interrupt interface signals			
cfg_vc_tcvc_map[6:0]	New TC/VC Map signal			

#### Table A-2: New Configuration Interface Signals

#### Notes:

1. ASPM L1 is unsupported in the 7 Series Integrated Block for PCIe.

#### Error Reporting Signals

The 7 Series FPGAs Integrated Block for PCI Express core supports the additional error reporting signals listed below. See Designing with Configuration Space Registers and Configuration Interface in Chapter 3 for detailed information.

• cfg\_err\_poisoned

- cfg\_err\_malformed
- cfg\_err\_acs
- cfg\_err\_atomic\_egress\_blocked
- cfg\_err\_mc\_blocked
- cfg\_err\_internal\_uncor
- cfg\_err\_internal\_cor
- cfg\_err\_norecovery

#### **ID Initial Values**

The ID initial values (Vendor ID, Device ID, Revision ID, Subsystem Vendor ID, and Subsystem ID) have changed from attributes on Virtex-6 FPGA Integrated Block for PCI Express to input ports on the 7 Series FPGAs Integrated Block for PCI Express. These values are set in the Vivado® Integrated Design Environment (IDE), and are used to drive these ports in the 7 Series FPGAs Integrated Block for PCI Express. These ports are not available at the core boundary of the wrapper, but are available within the top-level wrapper of the 7 Series FPGAs Integrated Block for PCI Express. Table A-3 lists the ID values and the corresponding ports.

Table A-3:	ID Values and Corresponding Ports
------------	-----------------------------------

ID Value	Input Port	
Vendor ID	cfg_vend_id[15:0]	
Device ID	cfg_dev_id[15:0]	
Revision ID	cfg_rev_id[7:0]	
Subsystem Vendor ID	cfg_subsys_vend_id[15:0]	
Subsystem ID	cfg_subsys_id[15:0]	

#### Physical Layer Interface

Table A-4 and Table A-5 list the changes in the Physical Layer interface in the 7 Series FPGAs Integrated Block for PCI Express.

Table A-4:	Physical Layer Signal Name Changes
------------	------------------------------------

Signal Name in Virtex-6 FPGA Integrated Block for PCI Express	Signal Name in 7 Series FPGAs Integrated Block for PCI Expres	
pl_link_gen2_capable	pl_link_gen2_cap	
pl_link_upcfg_capable	pl_link_upcfg_cap	
pl_sel_link_rate	pl_sel_lnk_rate	
pl_sel_link_width	pl_sel_lnk_width	



#### Table A-5: New Physical Layer Signals

Signal	Description	
pl_directed_change_done	Indicates the Directed change is done.	
pl_phy_lnk_up	Indicates Physical Layer Link Up Status	
pl_rx_pm_state	Indicates RX Power Management State	
pl_tx_pm_state	Indicates TX Power Management State	

#### Dynamic Reconfiguration Port Interface

Some signals names on the Dynamic Reconfiguration Port Interface have changed in the 7 Series FPGAs Integrated Block for PCI Express. Table A-6 shows the signals that have changed on this interface.

Table A-6: Dynamic Reconfiguration Port Name Changes

Port Name in Virtex-6 FPGA Integrated Block for PCI Express	Port Name in 7 Series FPGAs Integrated Block for PCI Expre	
pcie_drp_den	pcie_drp_en	
pcie_drp_dwe	pcie_drp_we	
pcie_drp_daddr	pcie_drp_addr	
pcie_drp_drdy	pcie_drp_rdy	

### **TRN to AXI Migration Considerations**

This section describes the differences in signal naming and behavior when migrating to the 7 Series FPGAs Integrated Block for PCI Express core from the Virtex-6 FPGA Integrated Block for PCI Express core, v1.x, with TRN interface.

# AMD**Z** XILINX

### High-Level Summary

The 7 Series FPGAs Integrated Block for PCI Express updates the main user interface from TRN to the standard AXI4-Stream signal naming and behavior. In addition, all control signals that were active-Low have been changed to active-High. This list summarizes the main changes to the core:

- Signal name changes
- Datapath DWORD ordering
- All control signals are active-High
- Start-of-frame (SOF) signaling is implied
- Remainder signals are replaced with Strobe signals

### Step-by-Step Migration Guide

This section describes the steps that a user should take to migrate an existing user application based on TRN to the AXI4-Stream interface.

- 1. For each signal in Table A-7 labeled "Name change only", connect the appropriate user application signal to the newly named core signal.
- 2. For each signal in Table A-7 labeled "Name change; Polarity", add an inverter and connect the appropriate user application signal to the newly named core signal.
- 3. Swap the DWORD ordering on the datapath signals as described in Datapath DWORD Ordering.
- 4. Leave disconnected the user application signal originally connected to trn\_tsof\_n.
- 5. Recreate trn\_rsof\_n as described in the Start-Of-Frame Signaling section and connect to the user application as was originally connected.
- 6. Make the necessary changes as described in the Remainder/Strobe Signaling section.
- 7. If using the trn\_rsrc\_dsc\_n signal in the original design, make the changes as described in Packet Transfer Discontinue on Receive section, otherwise leave disconnected.
- 8. Make the changes as described in the Packet Re-ordering on Receive section.

### Signal Changes

Table A-7 details the main differences in signaling between TRN local-link to AXI4-Stream.

AXI4-Stream Name	Difference		
sys_rst_n	No change		
user_clk_out	Name change		
user_reset_out	Name change; Polarity		
user_lnk_up	Name change; Polarity		
fc_ph[7:0]	Name change only		
fc_pd[11:0]	Name change only		
fc_nph[7:0]	Name change only		
fc_npd[11:0]	Name change only		
fc_cplh[7:0]	Name change only		
fc_cpld[11:0]	Name change only		
fc_sel[2:0]	Name change only		
	-		
	No equivalent for 32- and 64-bit version (see text)		
s_axis_tx_tlast	Name change; Polarity		
s_axis_tx_tdata[W-1:0]	Name change; DWORD Ordering (see text)		
s_axis_tx_tkeep[7:0]	Name change; Functional differences (see text		
s_axis_tx_tkeep[15:0]	Name change; Functional differences (see text)		
s_axis_tx_tvalid	Name change; Polarity		
s_axis_tx_tready	Name change; Polarity		
s_axis_tx_tuser[3]	Name change; Polarity		
tx_buf_av[5:0]	Name Change		
tx_err_drop	Name change; Polarity		
s_axis_tx_tuser[2]	Name change; Polarity		
tx_cfg_req	Name change; Polarity		
tx_cfg_gnt	Name change; Polarity		
s_axis_tx_tuser[1]	Name change; Polarity		
	·		
	sys_rst_n           user_clk_out           user_reset_out           user_lnk_up           fc_ph[7:0]           fc_npd[11:0]           fc_cpld[11:0]           fc_cpld[11:0]           fc_cpld[11:0]           fc_sel[2:0]           s_axis_tx_tlast           s_axis_tx_tlast           s_axis_tx_tkeep[7:0]           s_axis_tx_tkeep[7:0]           s_axis_tx_tready           s_axis_tx_tuser[3]           tx_buf_av[5:0]           tx_err_drop           s_axis_tx_tuser[2]           tx_cfg_gnt		

#### Table A-7: Interface Changes

#### Table A-7: Interface Changes (Cont'd)

TRN Name	AXI4-Stream Name	Difference	
trn_reof_n	m_axis_rx_tlast (64b) is_eof[4] (128b)	Name change; Polarity	
trn_rd[W-1:0] (W = 32, 64, or 128)	m_axis_rx_tdata[W-1:0]	Name change; DWORD Ordering	
trn_rrem_n (64-bit interface)	m_axis_rx_tkeep	Name change; Functional differences (see text)	
trn_rrem_n[1:0] (128-bit interface)	m_axis_rx_tuser[14:10], m_axis_rx_tuser[21:17]	Name change; Functional differences (see text)	
trn_rerrfwd_n	m_axis_rx_tuser[1]	Name change; Polarity	
trn_rsrc_rdy_n	m_axis_rx_tvalid	Name change; Polarity	
trn_rdst_rdy_n	m_axis_rx_tready	Name change; Polarity	
trn_rsrc_dsc_n		No equivalent	
trn_rnp_ok_n	rx_np_ok	Name change; Polarity; Extra delay (see text)	
trn_rbar_hit_n[7:0]	m_axis_rx_tuser[9:2]	Name change; Polarity	
Configuration Interface		1	
cfg_rd_wr_done_n	cfg_mgmt_rd_wr_done	Name change; Polarity	
cfg_byte_en_n[3:0]	cfg_mgmt_byte_en[3:0]	Name change; Polarity	
cfg_wr_en_n	cfg_mgmt_wr_en	Name change; Polarity	
cfg_rd_en_n	cfg_mgmt_rd_en	Name change; Polarity	
cfg_pcie_link_state_n[2:0]	cfg_pcie_link_state[2:0]	Name change only	
cfg_trn_pending_n	cfg_trn_pending	Name change; Polarity	
cfg_to_turnoff_n	cfg_to_turnoff	Name change; Polarity	
cfg_turnoff_ok_n	cfg_turnoff_ok	Name change; Polarity	
cfg_pm_wake_n	cfg_pm_wake	Name change; Polarity	
cfg_wr_rw1c_as_rw_n	cfg_mgmt_wr_rw1c_as_rw	Name change; Polarity	
cfg_interrupt_n	cfg_interrupt	Name change; Polarity	
cfg_interrupt_rdy_n	cfg_interrupt_rdy	Name change; Polarity	
cfg_interrupt_assert_n	cfg_interrupt_assert	Name change; Polarity	
cfg_err_ecrc_n	cfg_err_ecrc	Name change; Polarity	
cfg_err_ur_n	cfg_err_ur	Name change; Polarity	
cfg_err_cpl_timeout_n	cfg_err_cpl_timeout	Name change; Polarity	
cfg_err_cpl_unexpect_n	cfg_err_cpl_unexpect	Name change; Polarity	
cfg_err_cpl_abort_n	cfg_err_cpl_abort	Name change; Polarity	
cfg_err_posted_n	cfg_err_posted	Name change; Polarity	
cfg_err_cor_n	cfg_err_cor	Name change; Polarity	

#### Table A-7: Interface Changes (Cont'd)

TRN Name	AXI4-Stream Name	Difference
cfg_err_cpl_rdy_n	cfg_err_cpl_rdy	Name change; Polarity
cfg_err_locked_n	cfg_err_locked	Name change; Polarity

### Datapath DWORD Ordering

The AXI4-Stream interface swaps the DWORD locations but preserves byte ordering within an individual DWORD as compared to the TRN interface. This change only affects the 64-bit and 128-bit versions of the core. Figure A-1 and Figure A-2 illustrate the DWORD swap ordering from TRN to AXI4-Stream for both 64-bit and 128-bit versions.








Figure A-2: TRN vs. AXI DWORD Ordering on Data Bus (128-Bit)

For migrating existing 64-bit and 128-bit TRN-based designs, you should swap DWORD locations for the s\_axis\_tx\_tdata[W-1:0] and s\_axis\_rx\_rdata[W-1:0] buses as they enter and exit the core.

For example, existing user application pseudo code:

usr\_trn\_rd[127:0] = trn\_rd[127:0];

should be modified to:

```
usr_trn_rd[127:96] = s_axis_rx_rdata[31:0]
usr_trn_rd[95:64] = s_axis_rx_rdata[63:32]
usr_trn_rd[63:32] = s_axis_rx_rdata[95:64]
usr_trn_rd[31:0] = s_axis_rx_rdata[127:96]
```

# AMD**7** XILINX

### Start-Of-Frame Signaling

AXI4-Stream does not have equivalent signals for start-of-frame (trn\_tsof\_n and trn\_rsof\_n) in the 32-bit and 64-bit versions. On the transmit side, existing TRN designs can just leave the trn\_tsof\_n connection unconnected. On the receive side, existing TRN designs can recreate trn\_rsof\_n using simple logic, if necessary.

#### 32-Bit and 64-Bit Interfaces

First, create a sequential (clocked) signal called in\_packet\_reg. A combinatorial logic function using existing signals from the core can then be used to recreate trn\_rsof\_n as illustrated in this pseudo code:

```
For every clock cycle (user_clk_out) do {
    if(reset)
    in_packet_reg = 0
    else if (m_axis_rx_tvalid and m_axis_rx_tready)
    in_packet_reg = !m_axis_rx_tlast
}
trn_rsof_n = !(m_axis_rx_tvalid & !in_packet_reg)
```

#### 128-Bit Interface

The 128-bit interface provides an SOF signal. You can invert (rx\_is\_sof[4]) m\_axis\_rx\_tuser[14] to recreate trn\_rsof\_n.

### Remainder/Strobe Signaling

This section covers the changes to the remainder signals  $trn_trem_n[1:0]$  and  $trn_rrem_n[1:0]$ .

The AXI4-Stream interface uses strobe signaling (byte enables) in place of remainder signaling. There are three key differences between the strobe signals and the remainder signals as detailed in Table A-8. There are also some differences between the 64-bit version and 128-bit version of the core. The 128-bit RX version replaces trn\_rrem[1:0] with (rx\_is\_sof[4:0]) m\_axis\_rx\_tuser[14:10] and (rx\_is\_eof[4:0]) m\_axis\_rx\_tuser[21:17], instead of a strobe signal. For simplicity, this section treats 64-bit and 128-bit transmit and receive operations separately.

TRN Remainders 64-bit: trn_trem_n, trn_rrem_n 128-bit: trn_trem_n[1:0], trn_rrem_n[1:0]	AXI4-Stream Strobes 64-bit: s_axis_tx_tkeep[7:0], m_axis_rx_tkeep[7:0] 128-bit: s_axis_tx_tkeep[15:0], rx_is_sof[4:0], rx_is_eof[4:0]	
Active-Low	Active-High	
Acts on DWORDs	Acts on Bytes	
Only valid on end-of-frame (EOF) cycles	Valid for every clock cycle that tvalid and tready are asserted	

#### Table A-8: Remainder Signal Differences

#### 64-Bit Transmit

Existing TRN designs can do a simple conversion from the single trn\_trem signal to s\_axis\_tx\_tkeep[7:0]. Assuming you currently named the signal user\_trn\_trem that drives the trn\_trem input, the listed pseudo code illustrates the conversion to s\_axis\_tx\_tkeep[7:0]. You must drive s\_axis\_tx\_tkeep[7:0] every clock cycle that tvalid is asserted.

#### 64-Bit Receive

Existing TRN designs can do a simple conversion on m\_axis\_rx\_tkeep[7:0] to recreate the trn\_rrem signal using combinatorial logic. The listed pseudo code illustrates the conversion.

```
if (C_DATA_WIDTH == 64)
begin
  assign trn_rrem = m_axis_rx_tlast ? (m_axis_rx_tkeep == 8'hFF) ? 1'b1 : 1'b0: 1'b1;
end
```

#### 128-Bit Transmit

Existing TRN designs can do a simple conversion from the single trn\_trem[1:0] signal to s\_axis\_tx\_tkeep[15:0]. Assuming you currently named the signal user\_trn\_trem[1:0] that drives the trn\_trem[1:0] input, the listed pseudo code illustrates the conversion to s\_axis\_tx\_tkeep[15:0]. You must drive s axis tx tkeep[15:0] every clock cycle.

#### 128-Bit Receive

The 128-bit receive remainder signal trn\_rrem[1:0] does not have an equivalent strobe signal for AXI4-Stream. Instead, (is\_sof[4:0]) m\_axis\_rx\_tuser[14:10] and (is\_eof[4:0]) m\_axis\_rx\_tuser[21:17] are used. Existing TRN designs can do a conversion on the rx\_is\_sof and rx\_is\_eof signals to recreate the trn\_rrem[1:0]



signal using combinatorial logic. The listed pseudo code illustrates the conversion. This pseudo code assumes that you swapped the DWORD locations from the AXI4-Stream interface (see the usr\_trn\_rd[127:0] signal pseudo code).


```
trn_rrem[1] = ( (rx_is_sof[4] && rx_is_eof[4] && rx_is_eof[3]) || (!rx_is_sof[4] &&
rx_is_eof[4] && rx_is_eof[3]) || (rx_is_sof[4] && !rx_is_eof[4] && !rx_is_sof[3]) )
trn_rrem_n[0] = !rx_is_eof[2]
```

*Note:* 128-bit interface does NOT use m\_axis\_rx\_tlast signal at all (tied Low), but rather it uses m\_axis\_rx\_tuser signals.


#### Packet Transfer Discontinue on Receive

When the trn\_rsrc\_dsc\_n signal in the TRN interface is asserted, it indicates that a received packet has been discontinued. The AXI4-Stream interface has no equivalent signal. On both the TRN and AXI4-Stream cores, however, a packet is only discontinued on the receive interface if link connectivity is lost. Therefore, you can monitor the user\_lnk\_up signal to determine a receive packet discontinue condition.

On the TRN interface, the packet transmission on the data interface (trn\_rd) stops immediately following assertion of trn\_rsrc\_dsc\_n, and trn\_reof\_n might never be asserted. On the AXI4-Stream interface, the packet is padded out to the proper length of the transaction layer packet (TLP), and m\_axis\_rx\_tlast is asserted even though the data is corrupted. Figure A-3 and Figure A-4 show the TRN and AXI4-Stream signaling for packet discontinue. To recreate the trn\_rsrc\_dsc\_n signal, you can invert and add one clock cycle delay to user\_lnk\_up.



*Figure A-3:* **Receive Discontinue on the TRN Interface** 



*Figure A-4:* **Receive Discontinue on the AXI4-Stream Interface** 

#### Packet Re-ordering on Receive

The TRN interface uses the  $trn_rnp_ok_n$  signal to reorder TLP traffic on the receive interface. The AXI4-Stream interface has an equivalent signal,  $rx_np_ok$ . You need to account for two differences in the AXI4-Stream interface as shown in Table A-9. You must account for these differences in your custom logic. If the user application does not use packet re-ordering, you can tie  $rx_np_ok$  to 1b.

#### Table A-9: AXI4-Stream Interface Differences

TRN	AXI4-Stream	
trn_rnp_ok_n	rx_np_ok	
Active-Low	Active-High	
Deassert at least one clock cycle before	Deassert at least one clock cycle before	
trn_reof_n of the next-to-last Non-Posted TLP	is_eof [4] of the second-to-last Non-Posted TLP	
that the user can accept	that the user can accept	

### System Reset

The system reset is usually provided by PERST#, which is an active-Low signal.

# Upgrading in the Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.

### **Parameter Changes**

Table A-10 shows the changes to parameters in the current version of the core.

Table A-10: Parameter Changes

User Parameter Name	Display Name	New/ Change/ Removed	Details	Default Value
Base_Class_Menu	Base Class Menu	Change	Changed the default value.	Memory Controller
Sub_Class_Interface_Menu	Subclass Interface Menu	Change	Changed the default value.	Other Memory Controller
en_jtag_debug	Enable JTAG Debugger	New	Added the parameter to enable the JTAG Debug option Unchecked.	Unchecked

### **Port Changes**

Table A-11 shows the changes to ports in the current version of the core.

Name	Direction	Width
common_commands_in	In	12 Bits <sup>(1)</sup>
pipe_tx_0_sigs	Out	25 Bits <sup>(2)</sup>
pipe_tx_1_sigs	Out	25 Bits <sup>(2)</sup>
pipe_tx_2_sigs	Out	25 Bits <sup>(2)</sup>
pipe_tx_3_sigs	Out	25 Bits <sup>(2)</sup>
pipe_tx_4_sigs	Out	25 Bits <sup>(2)</sup>
pipe_tx_5_sigs	Out	25 Bits <sup>(2)</sup>
pipe_tx_6_sigs	Out	25 Bits <sup>(2)</sup>
pipe_tx_7_sigs	Out	25 Bits <sup>(2)</sup>

Notes:

1. This signal width has changed to match common\_command\_in.

2. This external pipe interface signal width have changed to match pipe\_rx\_\*\_sigs.

# Appendix B



# Debugging

This appendix provides information on resources available on the Xilinx® Support website, and debugging tools.

# Finding Help on Xilinx.com

To help in the design and debug process when using the 7 Series Integrated Block for PCIe, the Xilinx Support webpage contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

### Documentation

This Product Guide is the main document associated with the 7 Series Integrated Block for PCIe. This guide along with documentation related to all products that aid in the design process can be found on the Xilinx Support webpage or by using the Xilinx Documentation Navigator.

You can download the Xilinx Documentation Navigator from the Downloads page. For more information about this tool and the features available, see the online help after installation.

### **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips. The PCI Express Solution Center is located at Xilinx Solution Center for PCI Express. Extensive debugging collateral is available in AR: 56802.

### **Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that you have access to the most accurate information available.





Answer Records for this core can be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as

- Product name
- Tool messages
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

#### Master Answer Record for the 7 Series Integrated Block for PCIe

AR: 54643

### **Technical Support**

Xilinx provides technical support in the Xilinx Support web page for this LogiCORE<sup>™</sup> IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.



# **Debug Tools**

There are many tools available to debug PCI Express design issues. This section indicates which tools are useful for debugging the various situations encountered.

### Vivado Design Suite Debug Feature

The Vivado<sup>®</sup> Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 19].

### **Reference Boards**

Various Xilinx development boards support the 7 Series Integrated Block for PCIe. These boards can be used to prototype designs and establish that the core can communicate with the system.

- 7 series evaluation boards
  - KC705
  - KC724
  - VC707
  - AC701

### **Link Analyzers**

Third-party link analyzers show link traffic in a graphical or text format. Lecroy, Agilent, and Vmetro are companies that make common analyzers available today. These tools greatly assist in debugging link issues and allow you to capture data which Xilinx support representatives can view to assist in interpreting link behavior.



### AMD XILINX Third-Party Tools

This section describes third-party software tools that can be useful in debugging.

### LSPCI (Linux)

LSPCI is available on Linux platforms and allows you to view the PCI Express device configuration space. LSPCI is usually found in the /sbin directory. LSPCI displays a list of devices on the PCI buses in the system. See the LSPCI manual for all command options. Some useful commands for debugging include:

• lspci -x -d [<vendor>]:[<device>]

This displays the first 64 bytes of configuration space in hexadecimal form for the device with vendor and device ID specified (omit the -d option to display information for all devices). The default Vendor ID for Xilinx cores is 10EE. Here is a sample of a read of the configuration space of a Xilinx device:

> lspci -x -d 10EE:7028
81:00.0 Memory controller: Xilinx Corporation: Unknown device 7028
00: ee 10 28 70 07 00 10 00 00 00 80 05 10 00 00 00
10: 00 00 80 fa 00 00 00 00 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 00 00 00 ee 10 6f 50
30: 00 00 00 00 40 00 00 00 00 00 00 00 05 01 00 00

Included in this section of the configuration space are the Device ID, Vendor ID, Class Code, Status and Command, and Base Address Registers.

• lspci -xxxx -d [<vendor>]:[<device>]

This displays the extended configuration space of the device. It can be useful to read the extended configuration space on the root and look for the Advanced Error Reporting (AER) registers. These registers provide more information on why the device has flagged an error (for example, it might show that a correctable error was issued because of a replay timer timeout).

• lspci -k

Shows kernel drivers handling each device and kernel modules capable of handling it (works with kernel 2.6 or later).

### PCItree (Windows)

PCItree can be downloaded at www.pcitree.de and allows the user to view the PCI Express device configuration space and perform one DWORD memory writes and reads to the aperture.

The configuration space is displayed by default in the lower right corner when the device is selected, as shown in Figure B-1.

direct select:       func:	6 <sup>10</sup> n	
bus:       dev:       func:       f	🗶 PciTree	
<ul> <li>I.O.0</li> <li>I.O.0</li> <li>Host CPU</li> <li>O.00.0</li> <li>Host/PCI; Bridge D</li> <li>O.01.0</li> <li>O-&gt;1 (1) PCI/PCI; Bridge D</li> <li>O.02.0</li> <li>VGA; PC Comparible</li> <li>O.26.1</li> <li>O.26.1</li> <li>O.27.0</li> <li>O. Multimedia 800</li> <li>O.28.0</li> <li>O-&gt;2 (2) PCI/PCI; Bridge D</li> <li>O.28.5</li> <li>O-&gt;2 (2) PCI/PCI; Bridge D</li> <li>O.29.0</li> <li>Universal Host Cont</li> <li>O.29.1</li> <li>O.101000000</li> <li>Ethernet; Netword</li> <li>O.29.1</li> <li>O.10100000000</li> <li>Ethernet; Netword</li> <li>O.29.1</li> <li>O.10100000000</li> <li>Outer: Memory Controller</li> <li>Virite ConfReg</li> <li>refr after wr.</li> <li>Config Space Dump: (type 1 xs)</li> <li>Soff 10EE &lt;00: DID VID</li> <li>O010 0007 &lt;04: Stat Cmd</li> <li>O000 0000 &lt;14: Stat Cmd</li> <li>O000 0000 &lt;20: Stat S</li> <li>O000 0000 &lt;21: Stat Stat Stat Stat Stat Stat Stat Sta</li></ul>	direct select: show	INT routing highest E X I T
<pre>bost CPU 0.00.0 Host/PCI; Bridge D 0.01.0 0-&gt;1 (1) PCI/PCI; Bridge D 0.02.0 VGA; PC Compatible 0.26.0 Universal Host Con 0.26.1 Universal Host Con 0.26.7 0. serial bus Devid 0.28.0 0-&gt;4 (4) PCI/PCI; Bridge D 0.28.4 0-&gt;3 (3) PCI/PCI; Bridge D 0.28.5 0-&gt;2 (2) PCI/PCI; Bridge D 0.29.0 Universal Host Con 0.29.1 Universal Host Con 0.29.1 Universal Host Con 0.29.2 Universal Host Con 0.29.7 0. serial bus Devid 0.31.0 PCI/ISA; Bridge Dev 0.31.2 0. Mass Storage Con 0.31.3 SMBus; Serial Bus 0.31.5 0. Mass Storage Con 0.31.5 0. Mass Storage Co</pre>	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}\\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\$	Wam Man
0.00.0       Host/PCI; Bridge D         0.01.0       0->1 (1)       PCI/PCI; Bridge D         1.00.0       Other; Memory CG         0.02.0       VGA; PC Compatible         0.26.0       Universal Host Con         0.26.1       Universal Host Con         0.26.7       o. serial bus Devi         0.27.0       o. Multimedia 808         0.28.4       0->3 (3)         0.28.5       0->2 (2)         0.28.5       0->2 (2)         PCI/PCI; Brid         2.00.0       Ethernet; Networ         0.29.0       Universal Host Con         0.29.1       Universal Host Con         0.29.2       Universal Host Con         0.29.3       Universal Host Con         0.29.7       o. serial bus Devi         0.30.0       0->5 (5)         0.31.0       PCI/ISA; Bridge Devi         0.31.2       o. Mass Storage Co         0.31.3       SMBu; Serial Bus         0.31.5       o. Mass Storage Co         0.31.5       o. Mass Storage Co         0000 00000 <24 : BAR 3		1.0.0
-0.00.0       Host/PCI; Bridge D         0.01.0       0->1 (1) PCI/PCI; Bridge D         1.00.0       Other; Memory CO         0.02.0       VG; PC Compatible         0.26.0       Universal Host Con         0.26.1       Universal Host Con         0.26.7       0. serial bus Devia         0.28.0       0->4 (4) PCI/PCI; Bridge         0.28.4       0->3 (3) PCI/PCI; Bridge         0.28.5       0->2 (2) PCI/PCI; Bridge         0.29.0       Universal Host Con         0.29.1       Universal Host Con         0.29.2       Universal Host Con         0.29.7       0. serial bus Devia         0.30.0       0->5 (5) Subtractive;         506F 10EE <00 : DID VID	Ot	her; Memory Controller
1.00.0       Other; Hemory CC         0.02.0       VGA; PC Compatible         0.26.0       Universal Host Con         0.26.1       Universal Host Con         0.26.7       o. serial bus Devi         0.27.0       o. Multimedia 808         0.28.0       0->4 (4) PCI/PCI; Bri         3.00.0       o. Mass Storage         0.28.5       0->2 (2) PCI/PCI; Bri         2.00.0       Ethernet; Networ         0.29.0       Universal Host Con         0.29.1       Universal Host Con         0.29.2       Universal Host Con         0.29.7       o. serial bus Devi         0.30.0       0->5 (5) Subtractive;         5.01.0       OpenHCI; IEEE 13         0.31.0       PCI/ISA; Bridge Der         0.31.2       o. Mass Storage Co:         0.31.3       SMBus; Serial Bus         0.31.5       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0000 0000 <24 : BAR 1	-0.00.0 Host/PCI; Bridge D	
<ul> <li>0.02.0 VGA; PC Compatible</li> <li>0.26.0 Universal Host Con</li> <li>0.26.1 Universal Host Con</li> <li>0.26.7 o. serial bus Devi</li> <li>0.27.0 o. Multimedia 808</li> <li>0.28.0 0-&gt;4 (4) PCI/PCI; Bri</li> <li>0.28.4 0-&gt;3 (3) PCI/PCI; Bri</li> <li>2.00.0 Ethernet; Networ</li> <li>0.29.0 Universal Host Con</li> <li>0.29.1 Universal Host Con</li> <li>0.29.2 Universal Host Con</li> <li>0.29.7 o. serial bus Devi</li> <li>0.31.0 PCI/ISA; Bridge De</li> <li>0.31.2 o. Mass Storage Co</li> <li>0.31.3 SMBus; Serial Bus</li> <li>0.31.5 o. Mass Storage Co</li> <li>0.31.6 pci/isi prive p</li></ul>		ID: x506F no device name found no (
0.26.0       Universal Host Con         0.26.1       Universal Host Con         0.26.7       o. serial bus Devi         0.27.0       o. Multimedia 808         0.28.0       0->4 (4) PCI/PCI; Bri         0.28.4       0->3 (3) PCI/PCI; Bri         0.28.5       0->2 (2) PCI/PCI; Bri         2.00.0       Ethernet; Networ         0.29.0       Universal Host Con         0.29.1       Universal Host Con         0.29.2       Universal Host Con         0.29.7       o. serial bus Devi         0.31.0       PCI/ISA; Bridge De         0.31.2       o. Mass Storage Co:         0.31.3       SMEDu; Serial Bus         0.31.5       o. Mass Storage Co:		
<ul> <li>0.26.1 Universal Host Con</li> <li>0.26.7 o. serial bus Devid</li> <li>0.27.0 o. Multimedia 808</li> <li>0.28.0 0-&gt;4 (4) PCI/PCI; Brid</li> <li>0.28.4 0-&gt;3 (3) PCI/PCI; Brid</li> <li>0.28.5 0-&gt;2 (2) PCI/PCI; Brid</li> <li>2.00.0 Ethernet; Networ</li> <li>0.29.0 Universal Host Con</li> <li>0.29.1 Universal Host Con</li> <li>0.29.2 Universal Host Con</li> <li>0.29.7 o. serial bus Devid</li> <li>0.30.0 0-&gt;5 (5) Subtractive;</li> <li>5.01.0 OpenHCI; IEEE 13</li> <li>0.31.2 o. Mass Storage Co</li> <li>0.31.3 SMBus; Serial Bus</li> <li>0.31.5 o. Mass Storage Co</li> <li>0.31.6 o. Mass Storage Co</li> <li>0.31.6 o. Mass Storage Co</li> <li>0.31.7 o. Mass Storage Co</li> <li>0.31.8 o. Mass Storage Co</li> <li>0.31.9 o. Mass Storage Co</li> <li>0.31.9 o. Mass Storage Co</li> <li>0.31.0 o. Mass Storage Co</li> <li>0.31.5 o. Mass Storage Co</li> <li>0.31.6 o. Mass Storage Co</li> <li>0.31.7 o. Mass Storage Co</li> <li>0.31.8 o. Mass Storage Co</li> <li>0.31.9 o. Mass Storage Co</li> <li>0.31.9 o. Mass Storage Co</li> <li>0.31.9 o. Mass Storage Co</li></ul>		
<ul> <li>O.26.7 O. serial bus Devia</li> <li>O.27.0 O. Multimedia 808</li> <li>O.28.0 O-&gt;4 (4) PCI/PCI; Bria</li> <li>O.28.4 O-&gt;3 (3) PCI/PCI; Bria</li> <li>O.28.5 O-&gt;2 (2) PCI/PCI; Bria</li> <li>C.00.0 Ethernet; Networ</li> <li>O.29.0 Universal Host Contor</li> <li>O.29.1 Universal Host Contor</li> <li>O.29.7 O. serial bus Devia</li> <li>O.30.0 O-&gt;5 (5) Subtractive;</li> <li>S.01.0 OpenHCI; IEEE 13</li> <li>O.31.2 O. Mass Storage Contor</li> <li>O.31.3 SMBus; Serial Bus</li> <li>O.31.5 O. Mass Storage Contor</li> <li>OOD OUDO &lt;20: BAR 4</li> <li>OOD OUDO &lt;21: BAR 3</li> <li>OODO OUDO &lt;22: SubI Subvendor ID</li> <li>FF30 OUDO &lt;34: reserved</li> <li>OODO OUDO &lt;38: reserved</li> <li>OODO OUDO &lt;38: reserved</li> <li>OODO OUDO &lt;38: reserved</li> <li>OUDO OUDO &lt;48: reserved</li> <li></li></ul>		rev.: x00 xB<-INTA#
0.27.0       0. Multimedia 808         0.28.0       0->4 (4) PCI/PCI; Bri         0.28.4       0->3 (3) PCI/PCI; Bri         3.00.0       0. Mass Storage         0.28.5       0->2 (2) PCI/PCI; Bri         2.00.0       Ethernet; Networ         0.29.0       Universal Host Con         0.29.1       Universal Host Con         0.29.7       0. serial bus Devi         0.30.0       0->5 (5) Subtractive;         5.01.0       OpenHCI; IEEE 13         0.31.2       0. Mass Storage Co:         0.31.3       SMBus; Serial Bus         0.31.5       0. Mass Storage Co:         0.31.5       0. Mass Storage Co:         0.31.5       0. Mass Storage Co:         0.000 0000 <228 : Cardbus_CIS_Ptr	e	dit ConfReg:Nr of ConfRegs: _
<ul> <li>0.28.0 0-&gt;4 (4) PCI/PCI; Briver</li> <li>0.28.4 0-&gt;3 (3) PCI/PCI; Briver</li> <li>0.28.5 0-&gt;2 (2) PCI/PCI; Briver</li> <li>0.29.0 Universal Host Connormal Univers</li></ul>		hex 🔎 16 🤇 64
<ul> <li>0.28.4 0-&gt;3 (3) PCI/PCI; Brider Storage</li> <li>0.28.5 0-&gt;2 (2) PCI/PCI; Brider Storage</li> <li>0.29.0 Universal Host Connormal Uniters</li></ul>		
3.00.0       o. Mass Storage       refresh dump:         0.28.5       0->2 (2)       PCI/PCI; Brit       refr after wr.       refresh dump:         2.00.0       Ethernet; Networ       Config Space Dump: (type 1 xs)         0.29.0       Universal Host Con       0000 0007 <04 : Stat Cmd		
<ul> <li>0.28.5 0-&gt;2 (2) PCI/PCI; Brind Structure</li> <li>2.00.0 Ethernet; Netword Control Universal Host Contrel Universal Host Contrel Universal Host Control Universal Host</li></ul>		- remean /
0.29.0       Universal Host Con         0.29.1       Universal Host Con         0.29.2       Universal Host Con         0.29.7       o. serial bus Devi         0.30.0       0->5 (5)         0.31.0       PCI/ISA; Bridge Der         0.31.2       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0.000 0000 <24 : BAR 4	⊡ 0.28.5 0->2 (2) PCI/PCI; Bri	refr after wr. dump:
0.29.0       Universal Host Con         0.29.1       Universal Host Con         0.29.2       Universal Host Con         0.29.7       o. serial bus Devi         0.30.0       0->5 (5)         Subtractive;       5.01.0         0.31.0       PCI/ISA; Bridge Der         0.31.2       o. Mass Storage Co:         0.31.3       SMBus; Serial Bus         0.31.5       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0.000 0000 <28 : Cardbus_CIS_Ptr	2.00.0 Ethernet; Networ	
0.29.1       Universal Host Con         0.29.2       Universal Host Con         0.29.7       o. serial bus Devi         0.30.0       0->5 (5) Subtractive;         5.01.0       OpenHCI; IEEE 13         0.31.0       PCI/ISA; Bridge Der         0.31.2       o. Mass Storage Co:         0.31.3       SMBus; Serial Bus         0.31.5       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0.000 0000 <24 : BAR 5	-0.29.0 Universal Host Con	
0.29.2       0.1Versal host con         0.29.7       0. serial bus Devin         0.30.0       0->5 (5) Subtractive;         5.01.0       OpenHCI; IEEE 13         0.31.0       PCI/ISA; Bridge Devin         0.31.2       0. Mass Storage Co:         0.31.3       SMBus; Serial Bus         0.31.5       0. Mass Storage Co:         0.31.5       0. Mass Storage Co:         0.31.5       0. Mass Storage Co:         0.000 0000 <24 : BAR 5	0.25.1 Universal host con	
0.29.7       0. serial bus Devino         0.30.0       0->5 (5) Subtractive;         5.01.0       OpenHCI; IEEE 13         0.31.0       PCI/ISA; Bridge Devino         0.31.2       0. Mass Storage Covent         0.31.3       SMBus; Serial Busino         0.31.5       0. Mass Storage Covent         0.31.5       0. Mass Storage Covent         0.000 0000 <224 : BAR 4	Universal host con	
<pre>FF4F F800 &lt;10 : BAR 0 mem 32bit OpenHCI; IEEE 13 O.31.0 PCI/ISA; Bridge De O.31.2 O. Mass Storage Co: O.31.3 SMBus; Serial Bus O.31.5 O. Mass Storage Co: OO00 0000 &lt;24 : BAR 4 OO00 0000 &lt;28 : Cardbus_CIS_Ptr SO6F 10EE &lt;2C : SubID SubVendorID FF30 0000 &lt;30 : Exp_ROM_BAR OO00 0000 &lt;38 : reserved OO00 0000 &lt;38 : reserved OO00 0000 &lt;38 : reserved OO00 0000 &lt;38 : reserved</pre>	0.29.7 0. serial bus Devid	
5.01.0       OpenHCI; IEEE 13         0.31.0       PCI/ISA; Bridge Der         0.31.2       o. Mass Storage Co:         0.31.3       SMBus; Serial Bus         0.31.5       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0.31.6       OUDO 0000 <20 : BAR 4	$\Rightarrow$ 0.20 0 0-XE (5) Subtractive:	
0.31.2       o. Mass Storage Co:         0.31.3       SMBus; Serial Bus         0.31.5       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0.000 0000 <20 : BAR 4	5.01.0 OpenHCI; IEEE 13 0	000 0000 <14 : BAR 1
0.31.3       SMBus; Serial Bus         0.31.5       o. Mass Storage Co:         0.000 0000 <20 : BAR 4	-0.31.0 PCI/ISA; Bridge De 0	000 0000 <18 : BAR 2
0.31.5       o. Mass Storage Co:         0.31.5       o. Mass Storage Co:         0000 0000 <24 : BAR 5		
00000       0000       0000       0000       28 : Cardbus_CIS_Ptr         506F       10EE       2C : SubID       SubVendorID         FF30       0000       0000       30 : Exp_ROM_BAR         0000       0000       0000       034 : reserved         0000       0000       038 : reserved         0000       010B       3C : maxLat minGnt IntPir		
<pre>506F 10EE &lt;2C : SubID SubVendorID FF30 0000 &lt;30 : Exp_ROM_BAR 0000 0040 &lt;34 : reserved 0000 0000 &lt;38 : reserved 0000 010B &lt;3C : maxLat minGnt IntPir </pre>		
FF30 0000 <30 : Exp_ROM_BAR 0000 0040 <34 : reserved 0000 0000 <38 : reserved 0000 010B <3C : maxLat minGnt IntPir		
<pre>0000 0040 &lt;34 : reserved 0000 0000 &lt;38 : reserved 0000 010B &lt;3C : maxLat minGnt IntPir</pre>		
0000 010B <3C : maxLat minGnt IntPir		
rescan write to reset		
rescan write to reset		000 010B <3C : maxLat minGnt IntPir
++ PCIbus file bridge		

Figure B-1: PCItree with Read of Configuration Space

### PCI-SIG Software Suites


PCI-SIG<sup>®</sup> software suites such as PCIE-CV can be used to test compliance with the specification. This software can be downloaded at www.pcisig.com.



# **Simulation Debug**

The simulation debug flow for Mentor Graphics Questa Advanced Simulator is illustrated in Figure B-2.

*Note:* Endpoints that are shaded gray in Figure B-2 indicate that further explanation is provided in this section.





### **PIO Simulator Expected Output**

The PIO design simulation should give the output as follows:

#	Rui	nning	test	{piq}	o writ	eRe	eadBack test0}
	[	2		(1			System Reset Asserted
#	[			49			System Reset De-asserted
#	[			4874	43324]	:	Transaction Reset Is De-asserted
#	[			504	71408]	:	Transaction Link Is Up
#	[			5053	35337]	:	TSK_PARSE_FRAME on Transmit
#	[			537	99296]	:	TSK_PARSE_FRAME on Receive
#	[			5853	35316]	:	Check Max Link Speed = 2.5GT/s - PASSED
#	[			5853	35316]	:	Check Negotiated Link Width = 01x - PASSED
#	[			585	83267]	:	TSK_PARSE_FRAME on Transmit
#	[			6090	67220]	:	TSK_PARSE_FRAME on Receive
#	[			6658	83220]	:	Check Device/Vendor ID - PASSED
#	[			6663	31220]	:	TSK_PARSE_FRAME on Transmit
#	[			6903	31328]	:	TSK_PARSE_FRAME on Receive
#	[				31328]		
#	[						SYSTEM CHECK PASSED
#	[			7463	31328]	:	Inspecting Core Configuration Space
#	[			746'	79316]	:	TSK_PARSE_FRAME on Transmit
#	[			7632	27322]	:	TSK_PARSE_FRAME on Transmit
#	[			7703	31308]	:	TSK_PARSE_FRAME on Receive
#	[				-		TSK_PARSE_FRAME on Receive
#	-						TSK_PARSE_FRAME on Transmit
	[						TSK_PARSE_FRAME on Transmit
#	-						TSK_PARSE_FRAME on Receive
#	-						TSK_PARSE_FRAME on Receive
#	-						TSK_PARSE_FRAME on Transmit
	[				-		TSK_PARSE_FRAME on Transmit
#	-						TSK_PARSE_FRAME on Receive
	[						TSK_PARSE_FRAME on Receive
	[				-		TSK_PARSE_FRAME on Transmit
	[						TSK_PARSE_FRAME on Transmit
	[						TSK_PARSE_FRAME on Receive
	[				-		TSK_PARSE_FRAME on Receive
	[						TSK_PARSE_FRAME on Transmit
	[ [						TSK_PARSE_FRAME on Transmit TSK PARSE FRAME on Receive
	[						TSK PARSE FRAME ON Receive
	[						TSK PARSE FRAME ON Transmit
	[						TSK PARSE FRAME ON Transmit
#	_				-		TSK PARSE FRAME on Receive
#	-				-		TSK PARSE FRAME on Receive
#							TSK PARSE FRAME on Transmit
#	-				-		TSK PARSE FRAME on Transmit
#	-						TSK PARSE FRAME on Receive
#	-				-		TSK PARSE FRAME on Receive
#					-		CI EXPRESS BAR MEMORY/IO MAPPING PROCESS BEGUN
#		BAR (	): VAI	LUE :	= 0000	000	00 RANGE = fff00000 TYPE = MEM32 MAPPED
#							00 RANGE = 00000000 TYPE = DISABLED
#		BAR 2	2: VAI	LUE :	= 0000	000	00 RANGE = 00000000 TYPE = DISABLED
#		BAR 3	B: VAI	LUE :	= 0000	000	00 RANGE = 00000000 TYPE = DISABLED
#							00 RANGE = 00000000 TYPE = DISABLED
#		BAR 5	5: VAI	LUE :	= 0000	000	00 RANGE = 00000000 TYPE = DISABLED
#		EROM	: VAI	LUE :	= 0000	000	00 RANGE = 00000000 TYPE = DISABLED
#	[		-	1425(	03316]	:	Setting Core Configuration Space
#	[		-	1425!	51308]	:	TSK_PARSE_FRAME on Transmit
#	[		2	14419	99316]	:	TSK_PARSE_FRAME on Transmit
#	[		-	14490	03193]	:	TSK_PARSE_FRAME on Receive
#	[		-	14584	47316]	:	TSK_PARSE_FRAME on Transmit
#	[		-	14650	67204]	:	TSK_PARSE_FRAME on Receive

#	[	[ 147495316] : TSK_PARSE_FRAME on Transmit	
#	[	[ 148199270] : TSK_PARSE_FRAME on Receive	
#	[	[ 149143316] : TSK_PARSE_FRAME on Transmit	
#	[	[ 149863267] : TSK_PARSE_FRAME on Receive	
#	[	[ 150791328] : TSK_PARSE_FRAME on Transmit	
#	[	[ 151495316] : TSK_PARSE_FRAME on Receive	
#	[	[ 152439322] : TSK_PARSE_FRAME on Transmit	
#	[	[ 153159316] : TSK_PARSE_FRAME on Receive	
#	[	[ 154087296] : TSK_PARSE_FRAME on Transmit	
		[ 154791316] : TSK_PARSE_FRAME on Receive	
		[ 155735315] : TSK_PARSE_FRAME on Transmit	
		[ 156455316] : TSK_PARSE_FRAME on Receive	
		[ 158087322] : TSK_PARSE_FRAME on Receive	
	-	[ 171735277] : Transmitting TLPs to Memory 32 Space BAR	0
#	[	[ 171783193] : TSK_PARSE_FRAME on Transmit	
#	[	[ 171991308] : TSK_PARSE_FRAME on Transmit	
#	[	[ 174247296] : TSK_PARSE_FRAME on Receive	
#	[	[ 179943316] : Test PASSED Write Data: 01020304 succ	essfully received
#	[	[ 180103267] : Finished transmission of PCI-Express TLPs	
#	**	** Note: \$finish :/tests/sample_tests1.v(317)	
#		Time: 180103267 ps Iteration: 6 Instance: /board/RP/tx_usrapp	

## **Compiling Simulation Libraries**

Use the compile\_simlib command to compile simulation libraries. This tool is delivered as part of the Xilinx software. For more information, see *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 18] and *Vivado Design Suite Tcl Command Reference Guide* (UG835) [Ref 22].

compile\_simlib produces a modelsim.ini file containing the library mappings. In Questa Advanced Simulator, type vmap at the prompt to see the current library mappings. The mappings can be updated in the ini file, or to map a library at the Questa Advanced Simulator prompt, type:

```
vmap [<logical_name>] [<path>]
```

For example:

Vmap unisims\_ver C:\my\_unisim\_lib

### **Next Step**

If the debug suggestions listed previously do not resolve the issue, open a support case or visit the Xilinx User Community forums to have the appropriate Xilinx expert assist with the issue.



To create a technical support case in WebCase, see the Xilinx website at:

www.xilinx.com/support/clearexpress/websupport.htm

Items to include when opening a case:

- Detailed description of the issue and results of the steps listed above.
- Attach a VCD or WLF dump of the simulation.

To discuss possible solutions, use the Xilinx User Community:

forums.xilinx.com/xlnx/

# **Hardware Debug**

Hardware issues can range from device recognition issues to problems seen after hours of testing. This section provides debug flow diagrams for some of the most common issues. Endpoints that are shaded gray indicate that more information can be found in sections after Figure B-3.




Figure B-3: Design Fails in Hardware Debug Flow Diagram

www.xilinx.com

# amd**æ** Xilinx

### **FPGA Configuration Time Debug**

Device initialization and configuration issues can be caused by not having the FPGA configured fast enough to enter link training and be recognized by the system. Section 6.6 of *PCI Express Base Specification, rev. 2.1* [Ref 2] states two rules that might be impacted by FPGA Configuration Time:

- A component must enter the LTSSM Detect state within 20 ms of the end of the Fundamental reset.
- A system must guarantee that all components intended to be software visible at boot time are ready to receive Configuration Requests within 100 ms of the end of Conventional Reset at the Root Complex.

These statements basically mean the FPGA must be configured within a certain finite time, and not meeting these requirements could cause problems with link training and device recognition.

Configuration can be accomplished using an onboard PROM or dynamically using JTAG. When using JTAG to configure the device, configuration typically occurs after the Chipset has enumerated each peripheral. After configuring the FPGA, a soft reset is required to restart enumeration and configuration of the device. A soft reset on a Windows based PC is performed by going to **Start** > **Shut Down** and then selecting **Restart**.

To eliminate FPGA configuration as a root cause, you should perform a soft restart of the system. Performing a soft reset on the system keeps power applied and forces re-enumeration of the device. If the device links up and is recognized after a soft reset is performed, then FPGA configuration is most likely the issue. Most typical systems use ATX power supplies which provide some margin on this 100 ms window as the power supply is normally valid before the 100 ms window starts. For more information on FPGA configuration in Chapter 3.

## Link is Training Debug

Figure B-4 shows the flowchart for link trained debug.

# AMD**7** XILINX




Figure B-4: Link Trained Debug Flow Diagram



# AMD**Z** XILINX

### FPGA Configuration Time Debug

Device initialization and configuration issues can be caused by not having the FPGA configured fast enough to enter link training and be recognized by the system. Section 6.6 of *PCI Express Base Specification, rev. 2.1* [Ref 2] states two rules that might be impacted by FPGA Configuration Time:

- A component must enter the LTSSM Detect state within 20 ms of the end of the Fundamental reset.
- A system must guarantee that all components intended to be software visible at boot time are ready to receive Configuration Requests within 100 ms of the end of Conventional Reset at the Root Complex.

These statements basically mean the FPGA must be configured within a certain finite time, and not meeting these requirements could cause problems with link training and device recognition.

Configuration can be accomplished using an onboard PROM or dynamically using JTAG. When using JTAG to configure the device, configuration typically occurs after the Chipset has enumerated each peripheral. After configuring the FPGA, a soft reset is required to restart enumeration and configuration of the device. A soft reset on a Windows based PC is performed by going to **Start** > **Shut Down** and then selecting **Restart**.

To eliminate FPGA configuration as a root cause, you should perform a soft restart of the system. Performing a soft reset on the system keeps power applied and forces re-enumeration of the device. If the device links up and is recognized after a soft reset is performed, then FPGA configuration is most likely the issue. Most typical systems use ATX power supplies which provides some margin on this 100 ms window as the power supply is normally valid before the 100 ms window starts. For more information on FPGA configuration in Chapter 3.

### Clock Debug

One reason to not deassert the user\_reset\_out signal is that the fabric PLL (MMCM) and Transceiver PLL have not locked to the incoming clock. To verify lock, monitor the transceiver CPLLLOCK or QPLLLOCK output and the MMCM LOCK output. If the PLLs do not lock as expected, it is necessary to ensure the incoming reference clock meets the requirements in *7 Series FPGAs GTX/GTH Transceivers User Guide* [Ref 13]. The REFCLK signal should be routed to the dedicated reference clock input pins on the serial transceiver, and the user design should instantiate the IBUFDS\_GTE2 primitive in the user design. See the *7 Series FPGAs GTX/GTH Transceivers User Guide* for more information on PCB layout requirements, including reference clock requirements.

Reference clock jitter can potentially close both the TX and RX eyes, depending on the frequency content of the phase jitter. Therefore, as clean a reference clock as possible must be maintained. Reduce crosstalk on REFCLK by isolating the clock signal from nearby high-speed traces. Maintain a separation of at least 25 mils from the nearest aggressor



signals. The PCI Special Interest Group website provides other tools for ensuring the reference clocks are compliant to the requirements of the *PCI Express Specification*: www.pcisig.com/specifications/pciexpress/compliance/compliance\_library

#### Debugging PCI Configuration Space Parameters

Often, a user application fails to be recognized by the system, but the Xilinx PIO Example design works. In these cases, the user application is often using a PCI configuration space setting that is interfering with the system systems ability to recognize and allocate resources to the card.

Xilinx solutions for PCI Express handle all configuration transactions internally and generate the correct responses to incoming configuration requests. Chipsets have limits as to the amount of system resources it can allocate and the core must be configured to adhere to these limitations.

The resources requested by the Endpoint are identified by the BAR settings within the Endpoint configuration space. You should verify that the resources requested in each BAR can be allocated by the chipset. I/O BARs are especially limited so configuring a large I/O BAR typically prevents the chipset from configuring the device. Generate a core that implements a small amount of memory (approximately 2 KB) to identify if this is the root cause.

The **Class Code** setting selected in the Vivado IDE can also affect configuration. The Class Code informs the Chipset as to what type of device the Endpoint is. Chipsets might expect a certain type of device to be plugged into the PCI Express slot and configuration might fail if it reads an unexpected Class Code. The BIOS could be configurable to work around this issue.

Use the PIO design with default settings to rule out any device allocation issues. The PIO design default settings have proven to work in all systems encountered when debugging problems. If the default settings allow the device to be recognized, then change the PIO design settings to match the intended user application by changing the PIO configuration in the Vivado IDE. Trial and error might be required to pinpoint the issue if a link analyzer is not available.

Using a link analyzer, it is possible to monitor the link traffic and possibly determine when during the enumeration and configuration process problems occur.

### Application Requirements

During enumeration, it is possible for the chipset to issue transaction layer packet (TLP) traffic that is passed from the core to the backend application. A common oversight when designing custom backend applications is to not have logic which handles every type incoming request. As a result, no response is created and problems arise. The PIO design has the necessary backend functions to respond correctly to any incoming request. It is the responsibility of the application to generate the correct response. These packet types are presented to the application:

- Requests targeting the Expansion ROM (if enabled)
- Message TLPs
- Memory or I/O requests targeting a BAR
- All completion packets

The PIO design, can be used to rule out any of these types of concerns, as the PIO design responds to all incoming transactions to the user application in some way to ensure the host receives the proper response allowing the system to progress. If the PIO design works, but the custom application does not, some transaction is not being handled properly.

The Vivado Design Suite debug feature should be implemented on the wrapper Receive AXI4-Stream interface to identify if requests targeting the backend application are drained and completed successfully. The AXI4-Stream interface signals that should be probed in the debug feature are defined in Table B-1.

### Using a Link Analyzer to Debug Device Recognition Issues

In cases where the link is up (user\_lnk\_up = 1), but the device is not recognized by the system, a link analyzer can help solve the issue. It is likely the FPGA is not responding properly to some type of access. The link view can be used to analyze the traffic and see if anything looks out of place.

To focus on the issue, it might be necessary to try different triggers. Here are some trigger examples:

- Trigger on the first INIT\_FC1 and/or UPDATE\_FC in either direction. This allows the analyzer to begin capture after link up.
- The first TLP normally transmitted to an Endpoint is the Set Slot Power Limit Message. This usually occurs before Configuration traffic begins. This might be a good trigger point.
- Trigger on Configuration TLPs.
- Trigger on Memory Read or Memory Write TLPs.

## **Data Transfer Failing Debug**

Figure B-5 shows the flowchart for data transfer debug.




Figure B-5: Data Transfer Debug Flow Diagram

# amd**.7** Xilinx

### **Identifying Errors**

Hardware symptoms of system lock up issues are indicated when the system hangs or a blue screen appears (PC systems). The *PCI Express Base Specification, rev. 2.1* [Ref 2] requires that error detection be implemented at the receiver. A system lock up or hang is commonly the result of a Fatal Error and is reported in bit 2 of the receiver Device Status register. Using the Vivado Design Suite debug feature, monitor the core device status register to see if a fatal error is being reported.

A fatal error reported at the Root complex implies an issue on the transmit side of the EP. The Root Complex Device Status register can often times be seen using PCITree (Windows) or LSPCI (Linux). If a fatal error is detected, see the Transmit section. A Root Complex can often implement Advanced Error Reporting, which further distinguishes the type of error reported. AER provides valuable information as to why a certain error was flagged and is provided as an extended capability within a devices configuration space. Section 7.10 of the *PCI Express Base Specification, rev. 2.1* provides more information on AER registers.

### Transmit

#### Fatal Error Detected on Root or Link Partner

Check to make sure the TLP is correctly formed and that the payload (if one is attached) matches what is stated in the header length field. The Endpoints device status register does not report errors created by traffic on the transmit channel.

These signals should be monitored on the Transmit interface to verify all traffic being initiated is correct. See Table 2-9 for signal descriptions.

- user\_lnk\_up
- s\_axis\_tx\_tlast
- s\_axis\_tx\_tdata
- s\_axis\_tx\_trb
- s\_axis\_tx\_tvalid
- s\_axis\_tx\_tready

#### Fatal Error Not Detected

Ensure that the address provided in the TLP header is valid. The kernel mode driver attached to the device is responsible for obtaining the system resources allocated to the device. In a Bus Mastering design, the driver is also responsible for providing the application with a valid address range. System hangs or blue screens might occur if a TLP contains an address that does not target the designated address range for that device.





#### Receive

Xilinx solutions for PCI Express provide the Device Status register to the application on CFG\_DSTATUS[3:0].

CFG_DSTATUS[3:0]	Description
CFG_DSTATUS[0]	Correctable Error Detected
CFG_DSTATUS[1]	Non-Fatal Error Detected
CFG_DSTATUS[2]	Fatal Error Detected
CFG_DSTATUS[3]	UR Detected

System lock up conditions due to issues on the receive channel of the PCI Express core are often result of an error message being sent upstream to the root. Error messages are only sent when error reporting is enabled in the Device Control register.

A fatal condition is reported if any of these events occur:

- Training Error
- DLL Protocol Error
- Flow Control Protocol Error
- Malformed TLP
- Receiver Overflow

The first four bullets are not common in hardware because both Xilinx solutions for PCI Express and connected components have been thoroughly tested in simulation and hardware. However, a receiver overflow is a possibility. You must follow the requirements discussed in Receiver Flow Control Credits Available in Chapter 3 when issuing memory reads.

### **Non-Fatal Errors**

This subsection lists conditions reported as Non-Fatal errors. See the *PCI Express Base Specification, rev. 2.1* for more details.

If the error is being reported by the root, the AER registers can be read to determine the condition that led to the error. Use a tool such as HWDIRECT, discussed in Third-Party Tools, to read the AER registers of the root. Chapter 7 of the *PCI Express Base Specification* defines the AER registers. If the error is signaled by the Endpoint, debug ports are available to help determine the specific cause of the error.

### Correctable Non-Fatal Errors

Correctable Non-Fatal errors are:

- Receiver Error
- Bad TLP
- Bad DLLP
- Replay Timeout
- Replay NUM Rollover

The first three errors listed above are detected by the receiver and are not common in hardware systems. The replay error conditions are signaled by the transmitter. If an ACK is not received for a packet within the allowed time, it is replayed by the transmitter. Throughput can be reduced if many packets are being replayed, and the source can usually be determined by examining the link analyzer or Vivado Design Suite debug feature captures.

### Uncorrectable Non-Fatal Errors

Uncorrectable Non-Fatal errors are:

- Poisoned TLP
- Received ECRC Check Failed
- Unsupported Request (UR)
- Completion Timeout
- Completer Abort
- Unexpected Completion
- ACS Violation

An unsupported request usually indicates that the address in the TLP did not fall within the address space allocated to the BAR. This often points to an issue with the address translation performed by the driver. Ensure also that the BAR has been assigned correctly by the root at start-up. LSPCI or PCItree discussed in Third-Party Tools can be used to read the BAR values for each device.

A completion timeout indicates that no completion was returned for a transmitted TLP and is reported by the requester. This can cause the system to hang (could include a blue screen on Windows) and is usually caused when one of the devices locks up and stops responding to incoming TLPs. If the root is reporting the completion timeout, the debug feature can be used to investigate why the user application did not respond to a TLP (for example, the user application is busy, there are no transmit buffers available, or s\_axis\_tx\_tready is deasserted). If the Endpoint is reporting the Completion timeout, a link analyzer would





show the traffic patterns during the time of failure and would be useful in determining the root cause.

### **Next Steps**

If the debug suggestions listed previously do not resolve the issue, open a support case or visit the Xilinx User Community forums to have the appropriate Xilinx expert assist with the issue.

To create a technical support case in WebCase, see the Xilinx website at:

www.xilinx.com/support/clearexpress/websupport.htm

Items to include when opening a case:

- Detailed description of the issue and results of the steps listed above.
- Vivado Design Suite debug feature captures taken in the steps above.

To discuss possible solutions, use the Xilinx User Community:

forums.xilinx.com/xlnx/

### **Additional Transceiver Control and Status Ports**

Table B-2 describes the ports used to debug transceiver-related issues.

**RECOMMENDED:** Debugging transceiver-related issues is recommended for advanced users only.

For more information about these GT debug signals, see the 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476) [Ref 13], and the 7 Series FPGAs GTP Transceivers User Guide (UG482) [Ref 14].

#### Table B-2: Additional Transceiver Control and Status Ports

Port	Direction (I/O)	Width	Description
pipe_txprbssel	I	3	PRBS input
pipe_rxprbssel	I	3	PRBS input
pipe_rxprbsforceerr	I	1	PRBS input
pipe_rxprbscntrreset	I	1	PRBS input
pipe_loopback	I	1	PIPE loopback.
pipe_rxprbserr	0	1	PRBS output.
pipe_rst_fsm	0		Should be examined if PIPE_RST_IDLE is stuck at 0.
pipe_qrst_fsm	0		Should be examined if PIPE_RST_IDLE is stuck at 0.

# XILINX

Table B-2:	Additional Transceiver Control and S	Status Ports (Cont'd)
------------	--------------------------------------	-----------------------

Port	Direction (I/O)	Width	Description
pipe_sync_fsm_tx	0		Should be examined if PIPE_RST_FSM stuck at 11'b1000000000, or PIPE_RATE_FSM stuck at 24'b0001000000000000000000000000000000000
pipe_sync_fsm_rx	0		Deprecated.
pipe_drp_fsm	0		Should be examined if PIPE_RATE_FSM is stuck at 100000000.
pipe_rst_idle	0		Wrapper is in IDLE state if PIPE_RST_IDLE is High.
pipe_qrst_idle	0		Wrapper is in IDLE state if PIPE_QRST_IDLE is High.
pipe_rate_idle	0		Wrapper is in IDLE state if PIPE_RATE_IDLE is High.
PIPE_DEBUG_0/gt_txresetdone	0		Generic debug ports to assist debug. These are generic debug ports to bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
PIPE_DEBUG_1/gt_rxresetdone	0		Generic debug ports to assist debug. These are generic debug ports to bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
PIPE_DEBUG_2/gt_phystatus	0		Generic debug ports to assist debug. These are generic debug ports to bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
PIPE_DEBUG_3/gt_rxvalid	0		Generic debug ports to assist debug. These are generic debug ports to bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
PIPE_DEBUG_4/gt_txphaligndone	0		Generic debug ports to assist debug. These generic debug ports bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
PIPE_DEBUG_5/gt_rxphaligndone	0		Generic debug ports to assist debug. These generic debug ports bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.



# AMD**7** XILINX

#### Table B-2: Additional Transceiver Control and Status Ports (Cont'd)

Port	Direction (I/O)	Width	Description
PIPE_DEBUG_6/gt_rxcommadet	0		Generic debug ports to assist debug. These generic debug ports bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
PIPE_DEBUG_7/gt_rdy	0		Generic debug ports to assist debug. These generic debug ports bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
PIPE_DEBUG_8/user_rx_converge	0		Generic debug ports to assist debug. These generic debug ports bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
PIPE_DEBUG_9/PIPE_TXELECIDLE	0		Generic debug ports to assist debug. These generic debug ports bring out internal PIPE Wrapper signals, such as raw GT signals. DEBUG_0 to DEBUGT_9 are intended for per lane signals. The bus width of these generic debug ports depends on the number of lanes configured in the wrapper.
pipe_txinhibit	Ι	1	Connects to TXINHIBIT on transceiver channel primitives.

# Appendix C

# Managing Receive-Buffer Space for Inbound Completions

The *PCI Express*<sup>®</sup> *Base Specification* [Ref 2] requires all Endpoints to advertise infinite Flow Control credits for received Completions to their link partners. This means that an Endpoint must only transmit Non-Posted Requests for which it has space to accept Completion responses. This appendix describes how a user application can manage the receive-buffer space in the 7 Series Integrated Block for PCIe core to fulfill this requirement.

# **General Considerations and Concepts**

### **Completion Space**

Table C-1 defines the completion space reserved in the receive buffer by the core. The values differ depending on the different Capability Max Payload Size settings of the core and the performance level that you selected. If you chooses to not have TLP Digests (ECRC) removed from the incoming packet stream, the TLP Digests (ECRC) must be accounted for as part of the data payload. Values are credits, expressed in decimal.

Conchility Max Daylood Size	Performance	Level: Good	Performance Level: High		
Capability Max Payload Size (bytes)	Cpl. Hdr. (Total_CplH)	Cpl. Data (Total_CplD)	Cpl. Hdr. (Total_CplH)	Cpl. Data (Total_CplD)	
128	36	77	36	205	
256	36	77	36	205	
512	36	205	36	461	
1024	36	461	36	973	

Table C-1:	<b>Receiver-Buffer</b>	<b>Completion Space</b>

### **Maximum Request Size**

A Memory Read cannot request more than the value stated in Max\_Request\_Size, which is given by Configuration bits cfg\_dcommand[14:12] as defined in Table C-2. If the user application does not read the Max\_Request\_Size value, it must use the default value of 128 bytes.



ofa doommond[14:12]	Max_Request_Size				
cfg_dcommand[14:12]	Bytes	DW	QW	Credits	
000b	128	32	16	8	
001b	256	64	32	16	
010b	512	128	64	32	
011b	1024	256	128	64	
100b	2048	512	256	128	
101b	4096	1024	512	256	
110b-111b	Reserved				

#### Table C-2: Max\_Request\_Size Settings

### **Read Completion Boundary**

A Memory Read can be answered with multiple Completions, which when put together return all requested data. To make room for packet-header overhead, the user application must allocate enough space for the maximum number of Completions that might be returned.

To make this process easier, the *PCI Express Base Specification* quantizes the length of all Completion packets such that each must start and end on a naturally aligned Read Completion Boundary (RCB), unless it services the starting or ending address of the original request. The value of RCB is determined by Configuration bit cfg\_lcommand[3] as defined in Table C-3. If the user application does not read the RCB value, it must use the default value of 64 bytes.

Table C-3:	Read Completion Boundary Settings
------------	-----------------------------------

cfg_lcommand[3]	Read Completion Boundary			
	Bytes	DW	QW	Credits
0	64	16	8	4
1	128	32	16	8

When calculating the number of Completion credits a Non-Posted Request requires, you must determine how many RCB-bounded blocks the Completion response might be required, which is the same as the number of Completion Header credits required.

# **Methods of Managing Completion Space**

A user application can choose one of five methods to manage receive-buffer Completion space, as listed in Table C-4. For convenience, this discussion refers to these methods as LIMIT\_FC, PACKET\_FC, RCB\_FC, DATA\_FC, and STREAM\_FC. Each has advantages and disadvantages that you need to consider when developing the user application.

Method	Description	Advantage	Disadvantage
LIMIT_FC	Limit the total number of outstanding NP Requests	Simplest method to implement in user logic	Much Completion capacity goes unused
PACKET_FC	Track the number of outstanding CpIH and CpID credits; allocate and deallocate on a per-packet basis	Relatively simple user logic; finer allocation granularity means less wasted capacity than LIMIT_FC	As with LIMIT_FC, credits for an NP are still tied up until the Request is completely satisfied
RCB_FC	Track the number of outstanding CpIH and CpID credits; allocate and deallocate on a per-RCB basis	Ties up credits for less time than PACKET_FC	More complex user logic than LIMIT_FC or PACKET_FC
DATA_FC	Track the number of outstanding CpIH and CpID credits; allocate and deallocate on a per-RCB basis	Lowest amount of wasted capacity	More complex user logic than LIMIT_FC, PACKET_FC, and RCB_FC
STREAM_FC	Stream packets out of the core at line rate	Very high performance	The user application must accept and process Downstream Completion and Posted Transactions at line rate; Most complex user logic

### LIMIT\_FC Method

The LIMIT\_FC method is the simplest to implement. The user application assesses the maximum number of outstanding Non-Posted Requests allowed at one time, MAX\_NP. To calculate this value, perform these steps:

1. Determine the number of CpIH credits required by a Max\_Request\_Size packet:

Max\_Header\_Count = ceiling(Max\_Request\_Size / RCB)

2. Determine the greatest number of maximum-sized Completions supported by the CpID credit pool:

Max\_Packet\_Count\_CpID = floor(CpID / Max\_Request\_Size)

3. Determine the greatest number of maximum-sized Completions supported by the CpIH credit pool:

Max\_Packet\_Count\_CpIH = floor(CpIH / Max\_Header\_Count)

4. Use the *smaller* of the two quantities from steps 2 and 3 to obtain the maximum number of outstanding Non-Posted requests:

MAX\_NP = min(Max\_Packet\_Count\_CpIH, Max\_Packet\_Count\_CpID)





With knowledge of MAX\_NP, the user application can load a register NP\_PENDING with zero at reset and make sure it always stays with the range 0 to MAX\_NP. When a Non-Posted Request is transmitted, NP\_PENDING decrements by one. When *all* Completions for an outstanding NP Request are received, NP\_PENDING increments by one.

Although this method is the simplest to implement, it can waste the greatest receiver space because an entire Max\_Request\_Size block of Completion credit is allocated for each Non-Posted Request, regardless of actual request size. The amount of waste becomes greater when the user application issues a larger proportion of short Memory Reads (on the order of a single DWORD), I/O Reads and I/O Writes.

### PACKET\_FC Method

The PACKET\_FC method allocates blocks of credit in finer granularities than LIMIT\_FC, using the receive Completion space more efficiently with a small increase in user logic.

Start with two registers, CPLH\_PENDING and CPLD\_PENDING, (loaded with zero at reset), and then perform these steps:

1. When the user application needs to send an NP request, determine the potential number of CpIH and CpID credits it might require:

NP\_CplH = ceiling[((Start\_Address mod RCB) + Request\_Size) / RCB]

NP\_CplD = ceiling[((Start\_Address mod 16 bytes) + Request\_Size) /16 bytes] (except I/O Write, which returns zero data)

The modulo and ceiling functions ensure that any fractional RCB or credit blocks are rounded up. For example, if a Memory Read requests 8 bytes of data from address 7Ch, the returned data can potentially be returned over two Completion packets (7Ch-7Fh, followed by 80h-83h). This would require two RCB blocks and two data credits.

2. Check these:

CPLH\_PENDING + NP\_CpIH  $\leq$  Total\_CpIH (from Table C-1)

CPLD\_PENDING + NP\_CpID < Total\_CpID (from Table C-1)

- 3. If both inequalities are true, transmit the Non-Posted Request, and increase CPLH\_PENDING by NP\_CpIH and CPLD\_PENDING by NP\_CpID. For each NP Request transmitted, keep NP\_CpIH and NP\_CpID for later use.
- 4. When all Completion data is returned for an NP Request, decrease CPLH\_PENDING and CPLD\_PENDING accordingly.

This method is less wasteful than LIMIT\_FC but still ties up all of an NP Request Completion space until the *entire* request is satisfied. RCB\_FC and DATA\_FC provide finer deallocation granularity at the expense of more logic.





### **RCB\_FC** Method

The RCB\_FC method allocates and de-allocates blocks of credit in RCB granularity. Credit is freed on a per-RCB basis.

As with PACKET\_FC, start with two registers, CPLH\_PENDING and CPLD\_PENDING (loaded with zero at reset).

1. Calculate the number of data credits per RCB:

CpID\_PER\_RCB = RCB / 16 bytes

2. When the user application needs to send an NP request, determine the potential number of CpIH credits it might require. Use this to allocate CpID credits with RCB granularity:

NP\_CpIH = ceiling[((Start\_Address mod RCB) + Request\_Size) / RCB]

 $NP_CpID = NP_CpIH \times CpID_PER_RCB$ 

3. Check these:

CPLH\_PENDING + NP\_CplH < Total\_CplH

CPLD\_PENDING + NP\_CpID < Total\_CpID

- 4. If both inequalities are true, transmit the Non-Posted Request, increase CPLH\_PENDING by NP\_CpIH and CPLD\_PENDING by NP\_CpID.
- 5. At the start of each incoming Completion, or when that Completion begins at or crosses an RCB without ending at that RCB, decrease CPLH\_PENDING by 1 and CPLD\_PENDING by CpID\_PER\_RCB. Any Completion could cross more than one RCB. The number of RCB crossings can be calculated by:

RCB\_CROSSED = ceiling[((Lower\_Address mod RCB) + Length) / RCB]

Lower\_Address and Length are fields that can be parsed from the Completion header. Alternatively, you can load a register CUR\_ADDR with Lower\_Address at the start of each incoming Completion, increment per DW or QW as appropriate, then count an RCB whenever CUR\_ADDR rolls over.

This method is less wasteful than PACKET\_FC but still provides an RCB granularity. If a user application transmits I/O requests, the user application could adopt a policy of only allocating one CpID credit for each I/O Read and zero CpID credits for each I/O Write. The user application would have to match each incoming Completion's Tag with the Type (Memory Write, I/O Read, I/O Write) of the original NP Request.



### DATA\_FC Method

The DATA\_FC method provides the finest allocation granularity at the expense of logic.

As with PACKET\_FC and RCB\_FC, start with two registers, CPLH\_PENDING and CPLD\_PENDING (loaded with zero at reset).

1. When the user application needs to send an NP request, determine the potential number of CpIH and CpID credits it might require:

NP\_CplH = ceiling[((Start\_Address mod RCB) + Request\_Size) / RCB]

NP\_CpID = ceiling[((Start\_Address mod 16 bytes) + Request\_Size) / 16 bytes] (except I/O Write, which returns zero data)

2. Check these:

CPLH\_PENDING + NP\_CpIH < Total\_CpIH

CPLD\_PENDING + NP\_CpID < Total\_CpID

- 3. If both inequalities are true, transmit the Non-Posted Request, increase CPLH\_PENDING by NP\_CpIH and CPLD\_PENDING by NP\_CpID.
- 4. At the start of each incoming Completion, or when that Completion begins at or crosses an RCB without ending at that RCB, decrease CPLH\_PENDING by 1. The number of RCB crossings can be calculated by:

RCB\_CROSSED = ceiling[((Lower\_Address mod RCB) + Length) / RCB]

Lower\_Address and Length are fields that can be parsed from the Completion header. Alternatively, you can load a register CUR\_ADDR with Lower\_Address at the start of each incoming Completion, increment per DW or QW as appropriate, then count an RCB whenever CUR\_ADDR rolls over.

5. At the start of each incoming Completion, or when that Completion begins at or crosses at a naturally aligned credit boundary, decrease CPLD\_PENDING by 1. The number of credit-boundary crossings is given by:

DATA\_CROSSED = ceiling[((Lower\_Address mod 16 B) + Length) / 16 B]

Alternatively, you can load a register CUR\_ADDR with Lower\_Address at the start of each incoming Completion, increment per DW or QW as appropriate, then count an RCB whenever CUR\_ADDR rolls over each 16-byte address boundary.

This method is the least wasteful but requires the greatest amount of user logic. If even finer granularity is desired, you can scale the Total\_CpID value by 2 or 4 to get the number of Completion QWORDs or DWORDs, respectively, and adjust the data calculations accordingly.



# AMD**Z** XILINX

### STREAM\_FC Method

When configured as an Endpoint, user applications can maximize Downstream (away from Root Complex) data throughput by streaming Memory Read Transactions Upstream (towards the Root Complex) at the highest rate allowed on the Integrated Block Transaction transmit interface. Streaming Memory Reads are allowed only if m\_axis\_rx\_tready can be held asserted; so that Downstream Completion Transactions, along with Posted Transactions, can be presented on the integrated block receive transaction interface and processed at line rate. Asserting m\_axis\_rx\_tready in this manner guarantees that the Completion space within the receive buffer is not oversubscribed (that is, Receiver Overflow does not occur).

# Appendix D

# AMD7 XILINX

# PCIE\_2\_1 Port Descriptions

This appendix describes the physical interfaces visible on the 7 Series FPGAs Integrated Block software primitive, PCIE\_2\_1.

This appendix contains these sections:

- Clock and Reset Interface
- Transaction Layer Interface
- Block RAM Interface
- GTX Transceiver Interface
- Configuration Management Interface
- Dynamic Reconfiguration Port Interface
- TL2 Interface Ports

# **Clock and Reset Interface**

Table D-1 defines the ports in the Clock and Reset interface.

Table D-1: Clock and Reset Interface Port Descriptions

Port	Direction	Clock Domain	Description
CMRSTN	Input	USERCLK	Configuration Management reset (active-Low). This input resets the PCI <sup>™</sup> Configuration Space of the integrated block.
CMSTICKYRSTN	Input	USERCLK	Sticky configuration reset (active-Low). This input resets the sticky registers in the PCI Configuration Space of the integrated block.
DLRSTN	Input	USERCLK	Data Link Layer reset (active-Low). This input resets the Data Link Layer (DLL) of the integrated block.
FUNCLVLRSTN	Input	USERCLK	Not supported. This input must be tied High.
PIPECLK	Input	PIPECLK	PIPE interface clock.
PLRECEIVEDHOTRST	Output	PIPECLK	Received hot reset. When asserted, this output indicates an in-band hot reset has been received.

# AMD7 XILINX

Table D-1:	Clock and Reset Interface Port Descriptions (Cont'd)
	clock and heset interface i ort bescriptions (cont a)

Port	Direction	Clock Domain	Description
PLRSTN	Input	PIPECLK	Physical Layer reset (active-Low). This input resets the Physical Layer of the integrated block.
PLTRANSMITHOTRST	Input	PIPECLK	Transmit hot reset. When asserted, this input directs the integrated block to transmit an in-band hot reset.
RECEIVEDFUNCLVLRSTN	Output	USERCLK	Not supported.
SYSRSTN	Input	NONE	Asynchronous system reset (active-Low). When this input is asserted the integrated block is reset.
TLRSTN	Input	USERCLK	Transaction Layer reset (active-Low). This input resets the Transaction Layer of the integrated block.
USERCLK	Input	USERCLK	User interface clock.
USERCLK2	Input	USERCLK	User interface clock 2.
USERRSTN	Output	USERCLK	User interface reset (active-Low). This output should be used to reset the user design logic (it is asserted when the integrated block is reset).

# **Transaction Layer Interface**

Packets are presented to and received from the integrated block Transaction Layer through the Transaction Layer interface. Table D-2 defines the ports in the Transaction Layer interface.

Table D-2: Transaction Layer Interface Port Descriptions

Port	Direction	Clock Domain	Description
TRNFCCPLD[11:0]	Output	USERCLK	Completion Data Flow Control Credits. This output contains the number of Completion Data FC credits for the selected flow control type.
TRNFCCPLH[7:0]	Output	USERCLK	Completion Header Flow Control Credits. This output contains the number of Completion Header FC credits for the selected flow control type.
TRNFCNPD[11:0]	Output	USERCLK	Non-Posted Data Flow Control Credits. This output contains the number of Non-Posted Data FC credits for the selected flow control type.
TRNFCNPH[7:0]	Output	USERCLK	Non-Posted Header Flow Control Credits. This output contains the number of Non-Posted Header FC credits for the selected flow control type.
TRNFCPD[11:0]	Output	USERCLK	Posted Data Flow Control Credits. This output contains the number of Posted Data FC credits for the selected flow control type.
TRNFCPH[7:0]	Output	USERCLK	Posted Header Flow Control Credits. This output contains the number of Posted Header FC credits for the selected flow control type.

Table D-2:	Transaction Lave	er Interface Port D	Descriptions (Cont'd)
	mansaction Eag		

Port	Direction	Clock Domain	Description
TRNFCSEL[2:0]	Input	USERCLK	Flow Control Informational Select. This input selects the type of flow control information presented on the TRNFC* signals. Valid values are:
			000b: Receive buffer available space
			001b: Receive credits granted to the link partner
			010b: Receive credits consumed
			• 100b: Transmit user credits available
			• 101b: Transmit credit limit
			110b: Transmit credits consumed
TRNLNKUP	Output	USERCLK	Link status output (active-High). When this output is asserted, the Data Link Control and Management State Machine (DLCMSM) is in the DLACTIVE state.
TRNRBARHIT[6:0]	Output	USERCLK	Receive BAR Hit (active-High). This output indicates the BAR(s) targeted by the current receive transaction:
			TRNRBARHIT[0]: BAR0
			TRNRBARHIT[1]: BAR1
			TRNRBARHIT[2]: BAR2
			• TRNRBARHIT[3]: BAR3
			• TRNRBARHIT[4]: BAR4
			• TRNRBARHIT[5]: BAR5
			<ul> <li>TRNRBARHIT[6]: Expansion ROM Address</li> </ul>
			<ul> <li>TRNRBARHIT[7]: Reserved for future use</li> </ul>
			If two BARs are configured into a single 64-bit address, both corresponding TRNRBARHITN bits are asserted.
TRNRD[127:0]	Output	USERCLK	Receive Data. This bus contains the packet data being received.
TRNRDSTRDY	Input	USERCLK	Receive Destination Ready (active-High). This input is asserted to indicate that the user application is ready to accept data on TRNRD. Simultaneous assertion of TRNRSRCRDY and TRNRDSTRDY marks the successful transfer of data on TRNRD.
TRNRECRCERR	Output	USERCLK	Receive ECRC Error (active-High). When asserted, this output indicates the current packet in progress has an ECRC error. It is asserted by the integrated block at the packet EOF.
TRNREOF	Output	USERCLK	Receive End-of-Frame (active-High). When asserted, this output indicates the end of a packet.
TRNRERRFWD	Output	USERCLK	Receive Error Forward (active-High). This output marks the current packet in progress as error-poisoned. It is asserted by the integrated block for the entire length of the packet.
TRNRFCPRET	Input	USERCLK2	Receive Posted Flow Control Credit Return. When asserted for one cycle, this input sets a condition that allows the posted credits to be transmitted to the link partner. The condition is cleared when the posted flow control credits are transmitted.

#### Table D-2: Transaction Layer Interface Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
TRNRNPOK	Input	USERCLK	Receive Non-Posted OK (active-High). The user application asserts this input whenever it is ready to accept a Non-Posted Request packet. This allows Posted and Completion packets to bypass Non-Posted packets in the inbound queue if necessitated by the user application. When the user application approaches a state where it is unable to service Non-Posted Requests, it must deassert TRNRNPOK one clock cycle before the integrated block presents TRNREOF of the last Non-Posted TLP the user application can accept.
TRNRNPREQ	Input	USERCLK2	Receive Non-Posted Request. When asserted, this input requests one non-posted TLP from the integrated block.
TRNRREM[1:0]	Output	USERCLK2	Receive Data Word Enable. This output is valid only if both TRNREOF and TRNRDSTRDY are asserted. Bit 1 is valid only when the datapath is 128 bits.
			When combined with TRNREOF and TRNRSOF, this output indicates which words of the TRNRD are valid.
			• 64-bit interface:
			TRNRREM[0] = 1, packet data on all of TRNRD[63:0]
			TRNRREM[0] = 0, packet data only on TRNRD[63:32]
			• 128-bit interface:
			TRNRREM[1]: Valid only if TRNRSRCRDY and TRNRDSTRDY are asserted. When asserted along with TRNRSOF or TRNREOF, indicates the location of start-of-frame (SOF) and/or end-of-frame (EOF) within the beat.
			<ul> <li>TRNRREM[1] = 1: Indicates TRNRD[127:64] has SOF and/or TRNRD[63:0] has EOF</li> </ul>
			<ul> <li>TRNRREM[1] = 0: Indicates TRNRD[127:64] has EOF and/or TRNRD[63:0] has SOF</li> </ul>
			TRNRREM[0]: Valid only if TRNREOF, TRNRSRCRDY, and TRNRDSTRDY are all asserted
			If TRNRREM[1] = 1:
			<ul> <li>TRNRREM[0] = 1, packet data is on all of TRNRD[127:0]</li> </ul>
			<ul> <li>TRNRREM[0] = 0, packet data is only on TRNRD[127:32]</li> <li>If TRNRREM[1] = 0:</li> </ul>
			<ul> <li>TRNRREM[0] = 1, packet data on all of TRNRD[127:64]</li> </ul>
			<ul> <li>TRNRREM[0] = 0, packet data only on TRNRD[127:96]</li> </ul>
TRNRSOF	Output	USERCLK	Receive Start-of-Frame (active-High). When asserted, this output indicates the start of a packet.
TRNRSRCDSC	Output	USERCLK	Receive Source Discontinue (active-High). When asserted, this output indicates that the integrated block is aborting the current packet transfer. It is asserted when the physical link is going into reset.
TRNRSRCRDY	Output	USERCLK	Receive Source Ready (active-High). When asserted, this output indicates that the integrated block is presenting valid data on TRNRD.

# AMD7 XILINX

Iddle D-2: Iransaction Layer Interface Port Descriptions (Contra)	Table D-2:	Transaction Layer Interface Port Descriptions (Cont'd)
---	------------	--

Port	Direction	Clock Domain	Description
TRNTBUFAV[5:0]	Output	USERCLK	Transmit Buffers Available. This output provides the number of transmit buffers available in the integrated block. The maximum number is 32. Each transmit buffer can accommodate one TLP up to the supported maximum payload size.
TRNTCFGGNT	Input	USERCLK	Transmit Configuration Grant (active-High). The user application asserts this input in response to TRNTCFGREQ, to allow the integrated block to transmit an internally generated TLP. If the user does not need to postpone internally generated TLPs, this signal can be continuously asserted.
TRNTCFGREQ	Output	USERCLK	Transmit Configuration Request (active-High). This output is asserted when the integrated block is ready to transmit a Configuration Completion or other internally generated TLP.
TRNTD[127:0]	Input	USERCLK	Transmit Data. This bus contains the packet data to be transmitted.
TRNTDSTRDY[3:0]	Output	USERCLK	Transmit Destination Ready (active-High). When asserted, this output indicates that the integrated block is ready to accept data on TRNTD. Simultaneous assertion of TRNTSRCRDY and TRNTDSTRDY marks a successful transfer of data on TRNTD.
TRNTECRCGEN	Input	USERCLK	Transmit ECRC Generate (active-High). When asserted, this input causes the TLP Digest to be recalculated (if present) or appended (if not present). This input must be asserted along with packet SOF.
TRNTEOF	Input	USERCLK	Transmit End-of-Frame (active-High). This input signals the end of a packet.
TRNTERRDROP	Output	USERCLK	Transmit Error Drop (active-High). When asserted, this output indicates that the integrated block discarded a packet because of a length violation or, when streaming, data was not presented on consecutive clock cycles. Length violations include packets longer than supported or packets whose payload does not match the payload advertised in the TLP header length field.
TRNTERRFWD	Input	USERCLK	Transmit Error Forward (active-High). This input marks the current packet in progress as error-poisoned. It can be asserted any time between SOF and EOF, inclusive.
TRNTREM[1:0]	Input	USERCLK2	Transmit Data Remainder. Valid only if TRNTEOF, TRNTSRCRDY, and TRNTDSTRDY are all asserted.
			• 64-bit interface
			Valid values are:
			<ul> <li>TRNTREM = 1, packet data on TRNTD[63:0]</li> </ul>
			<ul> <li>TRNTREM = 0, packet data on TRNTD[63:32]</li> <li>128-bit interface</li> </ul>
			TRNTREM[1:0] is used for the 128-bit interface. Valid values are:
			<ul> <li>TRNTREM[1:0] = 11, packet data on TRNTD[127:0]</li> </ul>
			<ul> <li>TRNTREM[1:0] = 10, packet data on TRNTD[127:32]</li> </ul>
			<ul> <li>TRNTREM[1:0] = 01, packet data on TRNTD[127:64]</li> </ul>
			<ul> <li>TRNTREM[1:0] = 00, packet data on TRNTD[127:96]</li> </ul>



Tuble D-2. Indisaction Layer interface Port Descriptions (cont a)	Table D-2:	Transaction Layer Interface Port Descriptions (Cont'd)
---	------------	--

Port	Direction	Clock Domain	Description
TRNTSOF	Input	USERCLK	Transmit Start-of-Frame (active-High). When asserted, this input indicates the start of a packet.
TRNTSRCDSC	Input	USERCLK	Transmit Source Discontinue (active-High). When asserted, this input indicates that the user application is aborting the current packet.
TRNTSRCRDY	Input	USERCLK	Transmit Source Ready (active-High). When asserted, this input indicates that the user application is presenting valid data on TRNTD.
TRNTSTR	Input	USERCLK	Transmit Streamed (active-High). When asserted, this input indicates a packet is presented on consecutive clock cycles and transmission on the link can begin before the entire packet has been written to the integrated block.

# **Block RAM Interface**

The Transmit (TX) and Receive (RX) buffers are implemented with block RAM. Table D-3 defines the TX buffer and RX buffer ports for the Block RAM interface.

Table D-3:	Block RAM Interface Port Descriptions
TUDIC D J.	block RAM Internace i ort bescriptions

Port	Direction	Clock Domain	Description
MIMRXRADDR[12:0]	Output	USERCLK	RX buffer read address
MIMRXRDATA[67:0]	Input	USERCLK	RX buffer read data
MIMRXREN	Output	USERCLK	RX buffer read enable
MIMRXWADDR[12:0]	Output	USERCLK	RX buffer write address
MIMRXWDATA[67:0]	Output	USERCLK	RX buffer write data
MIMRXWEN	Output	USERCLK	RX buffer write enable
MIMTXRADDR[12:0]	Output	USERCLK	TX buffer read address
MIMTXRDATA[68:0]	Input	USERCLK	TX buffer read data
MIMTXREN	Output	USERCLK	TX buffer read enable
MIMTXWADDR[12:0]	Output	USERCLK	TX buffer write address
MIMTXWDATA[68:0]	Output	USERCLK	TX buffer write data
MIMTXWEN	Output	USERCLK	TX buffer write enable



# **GTX Transceiver Interface**

The GTX Transceiver interface consists of these signal groupings:

- GTX Transceiver Ports
- PIPE per Lane Ports

### **GTX Transceiver Ports**

Table D-4 defines the transceiver ports within the GTX Transceiver interface.

Table D-4: GTX Transceiver Port Descriptions

Port	Direction	Clock Domain	Description
PLSELLNKRATE	Output	PIPECLK	This output reports the current link rate (driven by a separate flip-flop to control the PIPECLK BUFGMUX):
			• 0b: 2.5 GB/s
			• 1b: 5.0 GB/s
PLSELLNKWIDTH[1:0]	Output	PIPECLK	This output reports the current link width:
			• 00b: x1
			• 01b: x2
			• 10b: x4
			• 11b: x8

Port	Direction	Clock Domain	Description
PLLTSSMSTATE[5:0]	Output	PIPECLK	This output shows the current LTSSM state:
			• 000000b: Det Quiet
			• 000001b: Det Quiet Gen2
			• 000010b: Det Active
			000011b: Det Active Second
			• 000100b: Pol Active
			• 000101b: Pol config
			000110b: Pol Comp Pre Send Eios
			000111b: Pol Comp Pre Timeout
			001000b: Pol Comp Send Pattern
			001001b: Pol Comp Post Send Eios
			• 001010b: Pol Comp Post Timeout
			• 001011b: Cfg Lwidth St0
			• 001100b: Cfg Lwidth St1
			• 001101b: Cfg Lwidth Ac0
			• 001110b: Cfg Lwidth Ac1
			• 001111b: Cfg Lnum Wait
			• 010000b: Cfg Lnum Acpt
			• 010001b: Cfg Complete1
			010010b: Cfg Complete2
			• 010011b: Cfg Complete4
			• 010100b: Cfg Complete8
			• 010101b: Cfg Idle

Port	Direction	Clock Domain	Description
PLLTSSMSTATE[5:0] (Cont'd)	Output	PIPECLK	This output shows the current LTSSM state:
			• 010110b: L0
			• 010111b: L1 Entry0
			• 011000b: L1 Entry1
			• 011001b: L1 Entry2
			• 011010b: L1 Idle
			• 011011b: L1 Exit
			011100b: Rec Rcvrlock
			• 011101b: Rec Rcvrcfg
			• 011110b: Rec Speed 0
			• 011111b: Rec Speed 1
			• 100000b: Rec Idle
			• 100001b: Hot Rst
			• 100010b: Disabled Entry0
			• 100011b: Disabled Entry1
			• 100100b: Disabled Entry2
			• 100101b: Disabled Idle
			• 100110b: Dp Cfg Lwidth St0
			• 100111b: Dp Cfg Lwidth St1
			• 101000b: Dp Cfg Lwidth St2
			• 101001b: Dp Cfg Lwidth Ac0
			• 101010b: Dp Cfg Lwidth Ac1
			• 101011b: Dp Cfg Lnum Wait
			• 101100b: Dp Cfg Lnum Acpt
			• 101101b: To 2 Detect
			• 101110b: Lpbk Entry0
			• 101111b: Lpbk Entry1
			• 110000b: Lpbk Active0
			• 110001b: Lpbk Exit0
			• 110010b: Lpbk Exit1
			• 110011b: Lpbkm Entry0
			• 110100b - 111111b: Reserved
PLLANEREVERSALMODE[1:0]	Output	PIPECLK	This output shows the current Lane Reversal mode:
			O0b: No reversal
			01b: Lanes 1:0 reversed
			<ul> <li>10b: Lanes 3:0 reversed</li> </ul>
			<ul> <li>10b. Lanes 5:0 reversed</li> <li>11b: Lanes 7:0 reversed</li> </ul>

Port	Direction	Clock Domain	Description
PLPHYLNKUPN	Output	PIPECLK	This active-Low output indicates the Physical Layer link up status.
PLDIRECTEDLINKCHANGE[1:0]	Input	PIPECLK	This input directs the LTSSM to initiate a link width and/or speed change:
			• 00b: No change
			01b: Force link width
			10b: Force link speed
			<ul> <li>11b: Force link width and speed (level-triggered)</li> </ul>
PLDIRECTEDLINKWIDTH[1:0]	Input	PIPECLK	This input specifies the target link width for a directed link change operation (it is only acted on when DIRECTEDLINKCHANGE[0] is 1b):
			• 00b: x1
			• 01b: x2
			• 10b: x4
			• 11b: x8
PLDIRECTEDLINKSPEED	Input	PIPECLK	This input specifies the target link speed for a directed link change operation (only acted on when DIRECTEDLINKCHANGE[1] is 1b):
			• 0b: 2.5 GB/s
			• 1b: 5.0 GB/s
PLDIRECTEDLTSSMNEW[5:0]	Input	PIPECLK	Tie-off to 000000.
PLDIRECTEDLTSSMNEWVLD	Input	PIPECLK	Tie-off to 0.
PLDIRECTEDLTSSMSTALL	Input	PIPECLK	Tie-off to 0.
PLDIRECTEDCHANGEDONE	Output	PIPECLK	This output indicates that the directed link speed change or directed link width change is done.
PLDIRECTEDLINKAUTON	Input	PIPECLK	This input specifies link reliability or autonomous for directed link change operation:
			• 0b: Link reliability
			• 1b: Autonomous
PLTXPMSTATE[2:0]	Output	PIPECLK	This output indicates the TX power management state:
			000b: TXNOTINL0S
			• 001b: TXLOSENTRY
			• 010b: TXL0SIDLE
			• 011b: TXL0SFTS
			• 100b - 111b: Reserved

Port	Direction	Clock Domain	Description
PLRXPMSTATE[1:0]	Output	PIPECLK	This output indicates the RX power management state: • 00b: RXNOTINL0S • 01b: RXL0SENTRY • 10b: RXL0SIDLE • 11b: RXL0SFTS
PLLINKUPCFGCAP	Output	PIPECLK	When this output is High, the link is upconfigure capable (the link partner advertised upconfigure capability [symbol 4, bit 6] in the TS2s while in the Config.Complete state, and the device is upconfigure capable).
PLLINKGEN2CAP	Output	PIPECLK	A High on this output indicates that the link is 5.0 GB/s capable (the link partner advertised a 5.0 GB/s data rate during the last transition from Recovery.RcvrCfg or Config.Complete to the L0 state and the device is 5.0 GB/s capable).
PLLINKPARTNERGEN2SUPPORTED	Output	PIPECLK	This output is driven High if the link partner supports a 5.0 GB/s data rate (advertised at least after the 5.0 GB/s data rate was detected upon exiting, while transitioning from Recovery.RcvrCfg or Config.Complete to the L0 state).
PLINITIALLINKWIDTH[2:0]	Output	PIPECLK	<ul> <li>This output specifies the initial negotiated link width (when the first entry to Config.Idle from detect was successfully completed).</li> <li>000b: Link not trained yet</li> <li>001b: x1</li> <li>010b: x2</li> <li>011b: x4</li> <li>100b: x8</li> </ul>
PLUPSTREAMPREFERDEEMPH	Input	PIPECLK	This input indicates the preferred de-emphasis of an Endpoint. This input is used only when the UPSTREAM_FACING attribute is set to TRUE. • 0b: -6 dB • 1b: -3.5 dB
PLDOWNSTREAMDEEMPHSOURCE	Input	PIPECLK	<ul> <li>The downstream Root Port selects the de-emphasis used on the link at 5.0 GB/s.</li> <li>Ob: Use Upstream Link Partner preferred de-emphasis</li> <li>1b: Use the Selectable De-Emphasis value from the Link Control 2 Register (only used when the UPSTREAM_FACING attribute is set to FALSE)</li> </ul>

Table D-4:	GTX Transceiver Port Descriptions (Co	nt'd)

Port	Direction	Clock Domain	Description
PIPETXRCVRDET	Output	PIPECLK	When asserted, this output either initiates a receiver detection operation (in power state P1) or begins loopback (in power state P0).
PIPETXRESET	Output	PIPECLK	When asserted, this output resets the PCS portion of the GTX transceiver.
PIPETXRATE	Output	PIPECLK	This output controls the link signaling rate (connects to the GTX transceiver):
			Ob: Use a 2.5 GB/s signaling rate
			• 1b: Use a 5.0 GB/s signaling rate
PIPETXDEEMPH	Output	PIPECLK	This output selects the transmitter de-emphasis:
			• 0b: –6 dB de-emphasis
			• 1b: –3.5 dB de-emphasis
PIPETXMARGIN[2:0]	Output	PIPECLK	This output selects the transmitter voltage levels:
			000b: Normal operating range
			<ul> <li>001b: 1200 mV for full swing OR 400 - 700 mV for half swing</li> </ul>
			010b: Required and vendor defined
			011b: Required and vendor defined
			<ul> <li>100b: Required and 200 - 400 mV for full swing OR 100 - 200 mV for half swing if the last value or vendor defined</li> </ul>
			<ul> <li>101b: Optional and 200 - 400 mV for full swing OR 100 - 200 mV for half swing if the last value OR vendor defined OR Reserved if no other values supported</li> </ul>
			<ul> <li>110b: Optional and 200 - 400 mV for full swing OR 100 - 200 mV for half swing</li> </ul>
			<ul> <li>111b: Optional and 200 - 400 mV for full swing OR 100 - 200 mV for half swing if the last value OR Reserved if no other values supported</li> </ul>

### **PIPE per Lane Ports**

Table D-5 defines the PIPE per Lane ports within the GTX Transceiver interface. There are eight copies of the PIPE per lane ports, one for each lane (n = 0 to 7).

# amd**æ** Xilinx

Table D-5: PIPE per Lane Port Descriptions

Port	Direction	Clock Domain	Description
PIPERXnCHANISALIGNED	Input	PIPECLK	When this input is asserted, the channel is properly aligned with the master transceiver according to the observed channel bonding sequences in the data stream.
PIPERXnCHARISK[1:0]	Input	PIPECLK	<ul> <li>This input determines the control bit(s) for received data:</li> <li>0b: Data byte</li> <li>1b: Control byte</li> <li>The lower bit corresponds to the lower byte of PIPERXnDATA[15:0] while the upper bit describes the upper byte.</li> </ul>
PIPERXnDATA[15:0]	Input	PIPECLK	This input provides the received data.
PIPERXnELECIDLE	Input	PIPECLK	This asynchronous input indicates electrical idle on the RX.
PIPERXnPHYSTATUS	Input	PIPECLK	This input indicates completion of GTX transceiver functions, such as Power Management state transitions and receiver detection on lane <i>n</i> . The completion is indicated by a single cycle assertion of PIPERX <i>n</i> PHYSTATUS.
PIPERXnPOLARITY	Output	PIPECLK	When High, this output instructs the GTX transceiver to invert polarity (on the RX differential pair).
PIPERX <i>n</i> STATUS[2:0]	Input	PIPECLK	<ul> <li>This input encodes the receiver status and error codes for the received data stream and receiver detection on lane <i>n</i>:</li> <li>000b: Data received OK</li> <li>001b: 1 SKP added</li> <li>010b: 1 SKP removed</li> <li>011b: Receiver Detected</li> <li>100b: 8B/10B decode error</li> <li>101b: Elastic Buffer overflow</li> <li>110b: Elastic Buffer underflow</li> <li>111b: Receive disparity error</li> </ul>
PIPERXnVALID	Input	PIPECLK	This input indicates the presence of symbol lock and valid data on PIPERX0DATA and PIPERX0CHARISK.
PIPETXnCHARISK[1:0]	Output	PIPECLK	<ul> <li>This output defines the control bit(s) for transmit data:</li> <li>0b: Data byte</li> <li>1b: Control byte</li> <li>The lower bit corresponds to the lower byte of</li> <li>PIPETXnDATA[15:0] while the upper bit describes the upper byte.</li> </ul>
PIPETX <i>n</i> COMPLIANCE	Output	PIPECLK	When asserted, this output forces the running disparity to negative. It is used only when the compliance pattern is transmitted.

# AMD**7** XILINX

#### Table D-5: PIPE per Lane Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
PIPETXnDATA[15:0]	Output	PIPECLK	This output contains the transmit data.
PIPETXnELECIDLE	Output	PIPECLK	This output forces the transmit output to electrical idle in all power states.
PIPETXnPOWERDOWN[1:0]	Output	PIPECLK	This output is the Power Management signal for the transmitter for lane <i>n</i> :
			00b: P0 (Normal operation)
			• 01b: P0s (Low recovery time power-saving state)
			• 10b: P1 (Longer recovery time power state)
			• 11b: Reserved



# **Configuration Management Interface**

The Configuration Management Interface contains these signal groupings:

- Management Interface Ports
- Error Reporting Ports
- Interrupt Generation and Status Ports
- Root Port Specific Ports
- Received Message TLP Status Ports
- Power Management Ports
- Received Configuration TLP Status Ports
- Configuration-Specific Register Ports
- Miscellaneous Configuration Management Ports

### **Management Interface Ports**

Table D-6 defines the Management Interface ports within the Configuration Management interface. These ports are used when reading and writing the Configuration Space Registers.

Port	Direction	Clock Domain	Description
CFGMGMTBYTEENN[3:0]	Input	USERCLK	Management Access Byte Enable (active-Low). This 4-bit input provides the byte enables for the configuration register access signal.
CFGMGMTDI[31:0]	Input	USERCLK	Management Data In. This 32-bit data input provides write data to the configuration space inside the integrated block.
CFGMGMTDO[31:0]	Output	USERCLK	Management Data Out. This 32-bit data output obtains read data from the configuration space inside the integrated block.
CFGMGMTDWADDR[9:0]	Input	USERCLK	Management DWORD Address. This 10-bit address input provides a configuration register DWORD address during configuration register accesses.
CFGMGMTRDENN	Input	USERCLK	Management Read Enable (active-Low). This input is the read-enable for configuration register accesses.

#### Table D-6: Management Interface Port Descriptions





#### Table D-6: Management Interface Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGMGMTRDWRDONEN	Output	USERCLK	Management Read or Write Done (active-Low). The read-write done signal indicates successful completion of the user configuration register access operation. For a user configuration register read operation, this signal validates the value of the CFGMGMTDO[31:0] data bus.
CFGMGMTWRENN	Input	USERCLK	Management Write Enable (active-Low). This input is the write-enable for configuration register accesses.
CFGMGMTWRREADONLYN	Input	USERCLK	Management Write Read-only Bits (active-Low). When asserted, this input indicates the current write should treat a read-only (RO) bit as a read/write (RW) bit, not including bits set by attributes, reserved bits, and bits that reflect status. This permits you to change RO bits (the bit remains RO for link-side accesses).
CFGMGMTWRRW1CASRWN	Input	USERCLK	Management Write RW1C Bit As RW (active-Low). When asserted, this input indicates the current write should treat any RW1C bit as a RW bit. An RW1C bit is cleared by writing a 1 to it and can normally only be set by internal integrated block conditions. The user uses this signal to set the bit to 1.

### **Error Reporting Ports**

Table D-7 defines the Error Reporting ports within the Configuration Management interface.

Table D-7:	Error Reporting Port Descriptions
------------	-----------------------------------

Port	Direction	Clock Domain	Description
CFGERRACSN	Input	USERCLK	Configuration Error Access Control Services (ACS) Violation (active-Low). The user application assert this signal to report an ACS Violation.
CFGERRAERHEADERLOG[127:0]	Input	USERCLK	Configuration Error AER Header Log. This 128-bit input accepts the header information for the AER Header Log when an error is signaled.
			Tie-off to 0.
CFGERRAERHEADERLOGSETN	Output	USERCLK	Not used.
CFGERRATOMICEGRESSBLOCKEDN	Input	USERCLK2	Configuration Error AtomicOp Egress Blocked (active-Low). The user application asserts this signal to report that an Atomic TLP was blocked.
CFGERRCORN	Input	USERCLK	Configuration Error Correctable Error (active-Low). The user application asserts this signal to report a Correctable Error.



#### Table D-7: Error Reporting Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGERRCPLABORTN	Input	USERCLK	Configuration Error Completion Aborted (active-Low). The user application asserts this signal to report a completion was aborted. This signal is ignored if CFGERRCPLRDYN is deasserted.
CFGERRCPLRDYN	Output	USERCLK	Configuration Error TLP Completion Header FIFO Ready (active-Low). When this output is asserted, the internal FIFO that buffers headers from CFGERRTLPCPLHEADER[47:0] can accept entries. When this output is deasserted, CFGERRURN and CFGERRCPLABORTN are ignored by the integrated block.
CFGERRCPLTIMEOUTN	Input	USERCLK	Configuration Error Completion Timeout (active-Low). The user application asserts this signal to report a completion timed out.
CFGERRCPLUNEXPECTN	Input	USERCLK	Configuration Error Completion Unexpected (active-Low). The user application asserts this signal to report that an unexpected completion was received.
CFGERRECRCN	Input	USERCLK	ECRC Error Report (active-Low). The user application asserts this signal to report an end-to-end CRC (ECRC) error.
CFGERRINTERNALCORN	Input	USERCLK2	Configuration Error Corrected Internal (active-Low). The user application asserts this signal to report that an Internal error occurred and was corrected.
CFGERRINTERNALUNCORN	Input	USERCLK2	Configuration Error Uncorrectable Internal (active-Low). The user application asserts this signal to report that an Uncorrectable Internal error occurred.
CFGERRLOCKEDN	Input	USERCLK	Configuration Error Locked (active-Low). This input is used to further qualify the CFGERRURN or CFGERRCPLABORTN input signal. When this input is asserted concurrently with one of those two signals, it indicates that the transaction that caused the error was an MRdLk transaction and not an MRd. The integrated block generates a CplLk instead of a Cpl if the appropriate response is to send a Completion.
CFGERRMALFORMEDN	Input	USERCLK2	Configuration Error Malformed Error (active-Low). The user application asserts this signal to report a Malformed Error.
CFGERRMCBLOCKEDN	Input	USERCLK2	Configuration Error Multicast Blocked (active-Low). The user application asserts this signal to report that a Multicast TLP was blocked.



#### Table D-7: Error Reporting Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGERRNORECOVERYN	Input	USERCLK2	Configuration Error Cannot Recover (active-Low). This input further qualifies the CFGERRPOISONEDN and CFGERRCPLTIMEOUTN inputs. When this input is asserted concurrently with one of these inputs, it indicates that the transaction that caused these errors is not recoverable. Thus, for a Completion Timeout, you can elect not to re-attempt the Request. For a received Poisoned TLP, you cannot continue operation.
CFGERRPOISONEDN	Input	USERCLK2	Configuration Error Poisoned TLP (active-Low). The user application asserts this signal to report that a Poisoned TLP was received. This input is only used if the DISABLE_RX_POISONED_RESP attribute is 1.
CFGERRPOSTEDN	Input	USERCLK	Configuration Error Posted (active-Low). This input is used to further qualify any of the CFGERR* input signals. When this input is asserted concurrently with one of the other signals, it indicates that the transaction that caused the error was a posted transaction.
CFGERRTLPCPLHEADER[47:0]	Input	USERCLK	Configuration Error TLP Completion Header. This 48-bit input accepts the header information when an error is signaled. This information is required so that the integrated block can issue a correct completion, if required.
			This information should be extracted from the received error TLP and presented in the listed format:
			[47:41] Lower Address
			[40:29] Byte Count
			[28:26] TC
			[25:24] Attr
			[23:8] Requester ID
			[7:0] Tag
CFGERRURN	Input	USERCLK	Configuration Error Unsupported Request (active-Low). The user application asserts this signal to report that an Unsupported Request (UR) was received. This signal is ignored if CFGERRCPLRDYN is deasserted.

### **Interrupt Generation and Status Ports**

Table D-8 defines the Interrupt Generation and Status ports within the Configuration Management interface.





#### Table D-8: Interrupt Generation and Status Port Descriptions

Port	Direction	Clock Domain	Description
CFGINTERRUPTASSERTN	Input	USERCLK	Configuration Legacy Interrupt Assert/ Deassert Select. This input selects between Assert and Deassert messages for Legacy interrupts when CFGINTERRUPTN is asserted. It is not used for MSI interrupts. Value Message Type: • 0b: Assert • 1b: Deassert
CFGINTERRUPTDI[7:0]	Input	USERCLK	<ul> <li>Configuration Interrupt Data In. For Message Signaling Interrupts (MSI), this input provides the portion of the Message Data that the Endpoint must drive to indicate MSI vector number, if Multi-Vector Interrupts are enabled. The value indicated by CFGINTERRUPTMMENABLE[2:0] determines the number of lower-order bits of Message Data that the Endpoint provides; the remaining upper bits of CFGINTERRUPTDI[7:0] are not used.</li> <li>For Single-Vector Interrupts, CFGINTERRUPTDI[7:0] is not used.</li> <li>For Legacy Interrupt Messages (ASSERTINTX, DEASSERTINTX), this input indicates which message type is sent, where Value Legacy Interrupt is:</li> <li>00h: INTA</li> <li>01h: INTB</li> <li>02h: INTC</li> <li>03h: INTD</li> </ul>
CFGINTERRUPTDO[7:0]	Output	USERCLK	Configuration Interrupt Data Out. This output is the value of the lowest eight bits of the Message Data field in the Endpoint MSI capability structure. This value is used in conjunction with CFGINTERRUPTMMENABLE[2:0] to drive CFGINTERRUPTDI[7:0].
CFGINTERRUPTMMENABLE[2:0]	Output	USERCLK	Configuration Interrupt Multiple Message Enabled. This output has the value of the Multiple Message Enable field, where values range from 000b to 101b. A value of 000b indicates that single vector MSI is enabled. Other values indicate the number of bits that can be used for multi-vector MSI.

# AMD**7** XILINX

#### Table D-8: Interrupt Generation and Status Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGINTERRUPTMSIENABLE	Output	USERCLK	<ul><li>Configuration Interrupt MSI Enabled.</li><li>0: Only Legacy (INTx) interrupts can be sent</li></ul>
			<ul> <li>1: The Message Signaling Interrupt (MSI) messaging is enabled</li> </ul>
CFGINTERRUPTMSIXENABLE	Output	USERCLK	Configuration Interrupt MSIX Enabled. When asserted, this output indicates that the Message Signaling Interrupt (MSI-X) messaging is enabled.
CFGINTERRUPTMSIXFM	Output	USERCLK	Configuration Interrupt MSIX Function Mask. This output indicates the state of the Function Mask bit in the MSI-X Message Control field.
CFGINTERRUPTN	Input	USERCLK	Configuration Interrupt Request (active-Low). When asserted, this input causes the selected interrupt message type to be transmitted by the integrated block. The signal should be asserted until CFGINTERRUPTRDYN is asserted.
CFGINTERRUPTRDYN	Output	USERCLK	Configuration Interrupt Ready (active-Low). This output is the interrupt grant signal. The simultaneous assertion of CFGINTERRUPTRDYN and CFGINTERRUPTN indicates that the integrated block has successfully transmitted the requested interrupt message.
CFGINTERRUPTSTATN	Input	USERCLK2	<ul> <li>Configuration Interrupt Status. If the INTERRUPT_STAT_AUTO attribute is set to 0:</li> <li>When this input is asserted, the Interrupt Status bit (bit 3) in the Status register is set.</li> <li>When this input is deasserted, the Interrupt Status bit (bit 3) in the Status register is unset.</li> </ul>

### **Root Port Specific Ports**

Table D-9 defines the Root Port Specific ports within the Configuration Management interface.



#### Table D-9: Root Port Specific Port Descriptions

Port	Direction	Clock Domain	Description
CFGDSBUSNUMBER[7:0]	Input	USERCLK	Configuration Downstream Bus Number. This 8-bit input provides the bus number portion of the Requester ID (RID) of the Root Port, which is used in TLPs generated inside the integrated block, such as UR Completions and Power-Management messages. It does not affect TLPs presented on the TRN interface. Tie-off to 0 for Endpoints.
CFGDSDEVICENUMBER[4:0]	Input	USERCLK	Configuration Downstream Device Number. This 5-bit input provides the device number portion of the RID of the Root Port, which is used in TLPs generated inside the integrated block, such as UR Completions and Power-Management messages. It does not affect TLPs presented on the TRN interface. Tie-off to 0 for Endpoints.
CFGDSFUNCTIONNUMBER[2:0]	Input	USERCLK	Configuration Downstream Function Number. This 3-bit input provides the function number portion of the RID of the Root Port. This is used in TLPs generated inside the integrated block, such as UR Completions and Power-Management messages. It does not affect TLPs presented on the TRN interface. Tie-off to 0 for Endpoints.
CFGPORTNUMBER[7:0]	Input	USERCLK	Configuration Root Port Number. This 8-bit input provides the port number field in the Link Capabilities Register. Tie-off to 0 for Endpoints.

### **Received Message TLP Status Ports**

Table D-10 defines the Received Message TLP Status ports within the Configuration Management interface.



#### Table D-10: Received Message TLP Status Port Descriptions

Port	Direction	Clock Domain	Description
CFGMSGDATA[15:0]	Output	USERCLK	Message RID/Set Slot Data/Bus, Device, Function Number.
			Endpoint:
			• If CFGMSGRECEIVED = 0, this output has the captured Bus/Device/Function Number of an Endpoint.
			<ul> <li>If CFGMSGRECEIVED = 1 &amp; CFGMSGRECEIVEDSETSLOT POWERLIMIT = 1, this output has the Power Value and Scale fields.</li> </ul>
			<ul> <li>If CFGMSGRECEIVED = 1 &amp; CFGMSGRECEIVEDSETSLOT POWERLIMIT = 0, this output has the RID of the message.</li> </ul>
			Root Port:
			• If any CFGMSGRECEIVED* signal pulses, this output has the RID of the message.
			Otherwise, this output is undefined.
CFGMSGRECEIVED	Output	USERCLK	Configuration Received a Decodable Message. This output is only asserted if a message was received on the link. It is not asserted if an upstream-moving message was generated internally by a Root Port (although the appropriate CFGMSGRECEIVEDERR* signal is asserted).
CFGMSGRECEIVEDASSERTINTA	Output	USERCLK	This output pulses once for every Assert INTA Message received on the link. The Requester ID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDASSERTINTB	Output	USERCLK	This output pulses once for every Assert INTB Message received on the link. The Requester ID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDASSERTINTC	Output	USERCLK	This output pulses once for every Assert INTC Message received on the link. The Requester ID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDASSERTINTD	Output	USERCLK	This output pulses once for every Assert INTD Message received on the link. The Requester ID of the message appears on cfg_msg_data. Not used for Endpoints.

#### Table D-10: Received Message TLP Status Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGMSGRECEIVEDDEASSERTINTA	Output	USERCLK	This output pulses once for every Deassert INTA Message received on the link. The Requester ID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDDEASSERTINTB	Output	USERCLK	This output pulses once for every Deassert INTB Message received on the link. The Requester ID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDDEASSERTINTC	Output	USERCLK	This output pulses once for every Deassert INTC Message received on the link. The Requester ID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDDEASSERTINTD	Output	USERCLK	This output pulses once for every Deassert INTD Message received on the link. The Requester ID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDERRCOR	Output	USERCLK	This output pulses once for every Correctable Error Message received on the link or generated internally by the Root Port (with the intent of having the backend logic compose a message upstream). The RID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDERRFATAL	Output	USERCLK	This output pulses once for every Fatal Error Message received on the link or generated internally by a Downstream core (with the intent of having the backend logic compose a message upstream). The RID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDERRNONFATAL	Output	USERCLK	This output pulses once for every Non-Fatal Error Message received on the link or generated internally by a Downstream core (with the intent of having the backend logic compose a message upstream). The RID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDPMASNAK	Output	USERCLK	Received Power Management Active-State NAK Message. This output pulses once for every PM AS NAK Message received on the link. The RID of the message appears on CFGMSGDATA.

#### Table D-10: Received Message TLP Status Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGMSGRECEIVEDPMETO	Output	USERCLK	Received PM Turn Off Message. This output pulses once for every PM Turn Off Message received on the link. The RID of the message appears on CFGMSGDATA.
CFGMSGRECEIVEDPMETOACK	Output	USERCLK	This output pulses once for every PM Turn Off Ack Message received on the link. The RID of the message appears on cfg_msg_data.
			Not used for Endpoints.
CFGMSGRECEIVEDPMPME	Output	USERCLK	This output pulses once for every Power Management Event Message received on the link. The RID of the message appears on cfg_msg_data. Not used for Endpoint.
CFGMSGRECEIVEDSETSLOTPOWERLIMIT	Output	USERCLK	Received Set Slot Power Limit Message. This output pulses once for every Set Slot Power Limit Message received on the link. The data of this message (Value, Scale) appears on CFGMSGDATA.
CFGMSGRECEIVEDUNLOCK	Output	USERCLK	Received Unlock Message. This output pulses once for every Unlock Message received on the link. The RID of the message appears on CFGMSGDATA.

### **Power Management Ports**

Table D-11 defines the Power Management ports within the Configuration Management interface.

Table D-11: Power Management Port Descriptions

Port	Direction	Clock Domain	Description
CFGPMCSRPMEEN	Output	USERCLK2	PMCSR PME_En. This output sets the PME_En bit (bit 08) in the PMCSR register.
CFGPMCSRPMESTATUS	Output	USERCLK2	PMCSR PME_Status. This output sets the PME_Status bit (bit 15) in the PMCSR register.



#### Table D-11: Power Management Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGPMCSRPOWERSTATE	Output	USERCLK2	PMCSR PowerState[1:0]. This two-bit output determines the current power state of the port function. The encoding of this output is:
			• 00b: D0
			• 01b: D1
			• 10b: D2
			• 11b: D3hot
			This output corresponds to the PowerState bits [01:00] of the PMCSR register.
CFGPMFORCESTATE	Input	USERCLK2	Force PM State. When used in conjunction with CFGPMFORCEENN, this input compels the Power Management State Machine (PMSM) to attempt to stay in or move toward the desired state. Drive the following value on this bus to indicate the state:
			• 00b: Move to or stay in L0 (or L0s/ASPM L1 if enabled)
			O1b: Move to or stay in PPM L1
			<ul> <li>10b: Move to or stay in ASPM L0s (only sampled if in ASPM or L0)</li> </ul>
			<ul> <li>11b: Move to or stay in ASPM L1 (only sampled if in ASPM or L0)</li> </ul>
CFGPMFORCESTATEENN	Input	USERCLK2	Force PM State Transition Enable (active-Low). When used conjunction with CFGPMFORCESTATE, this input forces the PM SM to attempt to stay in or move toward the desired state. If the core attempts to move to a desired state, this input must be held asserted until CFGPCIELINKSTATE indicates the core is moving to that state.
CFGPMHALTASPMLOSN	Input	USERCLK2	Halt ASPM L0s (active-Low). When asserted, this input forces the core to avoid the ASPM L0s state. If the core is already in the L0s state when this input is asserted, the core returns to the L0 state. If CFGPMFORCESTATE indicates the core should go to the L0s state, it overrides this signal.
CFGPMHALTASPML1N	Input	USERCLK2	Halt ASPM L1 (active-Low).
			• Endpoint
			When asserted, this input forces the Endpoint core to avoid the ASPM L1 state. If the core is already in the ASPM L1 state when this input is asserted, the core returns to the L0 state. If CFGPMFORCESTATE indicates the core should go to the ASPM L1 state, it overrides this signal.
			Root Port
			When asserted, this input compels the Root Port core to NAK an ASPM L1 Request, if the link partner requests to go to the ASPM L1 state. <sup>(1)</sup>

# AMD7 XILINX

Port	Direction	Clock Domain	Description
CFGPMRCVASREQL1N	Output	USERCLK	Not used.
CFGPMRCVENTERL1N	Output	USERCLK	Not used.
CFGPMRCVENTERL23N	Output	USERCLK	This output pulses for every PM_Enter_L23 DLLP received. PM_Enter_L23 DLLPs are received by a Root Port after it sends a PME_Turn_Off Message. The Root Port automatically responds; no action is required of the user.
			Not used for Endpoint.
CFGPMRCVREQACKN	Output	USERCLK	Received PMREQUESTACK DLLP (active-Low). When asserted, this output indicates that a PMREQUESTACK DLLP has been received by an Endpoint after it sends a PMENTERL1, a PMENTERL23, or a PM AS Req L1. The integrated block automatically responds; no action is required of the user.
CFGPMSENDPMETON	Input	USERCLK	Asserting this active-Low input causes the Root Port to send Turn Off Message. When the link partner responds with a Turn Off Ack, this is reported on CFGMSGRECEIVEDPMETOACK, and the final transition to L3 Ready is reported on cfg_pcie_link_state. Tie-off to 1 for Endpoint.
CFGPMTURNOFFOKN	Input	USERCLK	Configuration Turn off OK, PPM L3 (active-Low). The user application can assert the active-Low power turn-off ready signal to notify the Endpoint that it is safe for power to be turned off. This input is sampled during or after the cycle in which CFGMSGRECEIVEDPMETO pulses.
CFGPMWAKEN	Input	USERCLK	Send PMPME Message (active-Low). A one-clock cycle assertion of this input signals the integrated block to send a Power Management Wake Event (PMPME) Message TLP to the upstream link partner.

#### Notes:

1. ASPM L1 is unsupported in the 7 Series Integrated Block for PCIe.

### **Received Configuration TLP Status Ports**

Table D-12 defines the Received Configuration TLP Status ports within the Configuration Management interface.



Table D-12: Received Configuration TLP Status Port Descriptions (Configuration Management Interface)

Port	Direction	Clock Domain	Description
CFGTRANSACTION	Output	USERCLK	Configuration Transaction Received. This output pulses when a valid Config read or write is received in the range of 0 - 7Fh (DWORD# 0 to 127).
CFGTRANSACTIONADDR[6:0]	Output	USERCLK	Configuration Transaction Address. This 7-bit output contains the DWORD offset that was addressed (0 - 7Fh). This output is valid only when CFGTRANSACTION pulses.
CFGTRANSACTIONTYPE	Output	USERCLK	<ul> <li>Configuration Transaction Type. This output indicates the type of Configuration transaction when CFGTRANSACTION pulses:</li> <li>0: Read</li> <li>1: Write</li> </ul>

### **Configuration-Specific Register Ports**

Table D-13 defines the Configuration-Specific Register ports within the ConfigurationManagement interface. These ports directly mirror the contents of commonly used registerslocated within the PCI Express Configuration Space.

Table D-13: Configuration-Specific Register Port Descriptions

Port	Direction	Clock Domain	Description
CFGAERROOTERRFATALRERRRECEIVED	Output	USERCLK2	Configuration AER, Fatal Error Messages Received. This output indicates that an ERR_FATAL Message was received.
CFGAERROOTERRFATALERRREPORTINGEN	Output	USERCLK2	Configuration AER, Fatal Error Reporting Enable. This register bit enables the user logic to generate interrupts for reported Fatal Errors.
CFGAERROOTERRNONFATALRERRRECEIVED	Output	USERCLK2	Configuration AER, Non-Fatal Error Messages Received. AER_Root_Error_Status[5]. This register bit indicates that an ERR_NFE Message was received.
CFGAERROOTERRNONFATALERRREPORTINGEN	Output	USERCLK2	Configuration AER, Non-Fatal Error Reporting Enable. This register bit enables the user logic to generate interrupts for reported Non-Fatal Errors.
CFGAERINTERRUPTMSGNUM[4:0]	Input	USERCLK2	Configuration AER, Interrupt Message Number. This input drives the value on AER Root Error Status Register[31:27] (Interrupt Message Number).

Table D-13:	Configuration-Specific Register Port Descriptions (Cont'd)
-------------	--

Port	Direction	Clock Domain	Description
CFGBRIDGESERREN	Output	USERCLK2	Configuration Bridge Control, SERR Enable. Bridge Ctrl[1]. When asserted, this bit enables the forwarding of Correctable, Non-fatal, and Fatal errors.
CFGCOMMANDBUSMASTERENABLE	Output	USERCLK	Configuration Command, Bus Master Enable, Command[2]. The integrated block takes no action based on this setting; instead, you must.
			Endpoints:
			When this output is asserted, the user logic is allowed to issue Memory or I/ O Requests (including MSI/X interrupts); otherwise, the user logic must not issue those requests.
			Root Ports:
			When this output is asserted, received Memory or I/O Requests can be forwarded upstream; otherwise these requests must be handled as URs. For Non-Posted Requests, a Completion with UR completion status must be returned.
CFGCOMMANDINTERRUPTDISABLE	Output	USERCLK	Configuration Command, Interrupt Disable, Command[10]. When this output is asserted, the integrated block is prevented from asserting INTx interrupts.
CFGCOMMANDIOENABLE	Output	USERCLK	Configuration Command, I/O Space Enable, Command[0].
			Endpoints:
			0: The integrated block filters these accesses and responds with a UR.
			1: Allows the device to receive I/O Space accesses.
			Root Ports:
			0: The user logic must not generate TLPs downstream.
			1: The integrated block takes no action based on this setting.

Table D-13:	Configuration-Specific Register Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGCOMMANDMEMENABLE	Output	USERCLK	Configuration Command, Memory Space Enable, Command[1].
			Endpoints:
			0: The integrated block filters these accesses and responds with a UR.
			1: Allows the device to receive Memory Space accesses.
			Root Ports:
			0: The user logic must not generate TLPs downstream.
			1: The integrated block takes no action based on this setting.
CFGCOMMANDSERREN	Output	USERCLK	Configuration Command, SERR Enable (active-Low), Command[8].
			When this output is asserted, reporting of Non-fatal and Fatal errors is enabled. If enabled, errors are reported either through this bit or through the PCI Express specific bits in the Device Control Register. In addition, for a Root Port application, this bit controls transmission by the primary interface of ERRNONFATAL and ERRFATAL Error messages forwarded from the secondary interface.
CFGDEVCONTROL2ARIFORWARDEN	Output	USERCLK2	Configuration Device Control 2, ARI Forwarding Enable. When this register bit is set, the Downstream Port disables its traditional Device Number field being zero enforcement when turning a Type 1 Configuration Request into a Type 0 Configuration Request. This permits access to Extended Functions in an ARI Device immediately below the Port. The default for this bit is 0b. It must be hardwired to 0b if the ARI Forwarding Supported bit is 0b.
CFGDEVCONTROL2ATOMICEGRESSBLOCK	Output	USERCLK2	Configuration Device Control 2, Atomic Egress Blocking. When this register bit is set, AtomicOp Requests that target going out this Egress Port must be blocked. The default value of this bit is 0b.

Table D-13:	Configuration-Specific Register Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGDEVCONTROL2ATOMICREQUESTEREN	Output	USERCLK2	Configuration Device Control 2, Atomic Requester Enable. The Function is allowed to initiate AtomicOp Requests only if this bit and the Bus Master Enable bit in the Command register are both set. This bit is required to be RW if the Endpoint or Root Port can initiate AtomicOp Requests; otherwise it can be hardwired to 0b. This bit does not serve as a capability bit. This bit is permitted to be RW even if no AtomicOp Requester capabilities are supported by the Endpoint or Root Port. The default value of this bit is 0b.
CFGDEVCONTROL2CPLTIMEOUTDIS	Output	USERCLK	Configuration Device Control 2, Completion Timeout Disable, DEVICECTRL2[4]. When asserted, this output should cause the user application to disable the Completion Timeout counters.
CFGDEVCONTROL2CPLTIMEOUTVAL[3:0]	Output	USERCLK	Configuration Device Control 2, Completion Timeout Value, DEVICECTRL2[3:0]. This 4-bit output is the time range that the user logic should consider a Request pending Completion as a Completion Timeout. The integrated block takes no action based on this setting.
			• 0000b: 50 μs to 50 ms (default)
			• 0001b: 50 μs to 100 μs
			• 0010b: 1 ms to 10 ms
			• 0101b: 16 ms to 55 ms
			• 0110b: 65 ms to 210 ms
			• 1001b: 260 ms to 900 ms
			• 1010b: 1 s to 3.5 s
			• 1101b: 4 s to 13 s
			• 1110b: 17 s to 64 s
CFGDEVCONTROL2IDOCPLEN	Output	USERCLK2	Configuration Device Control 2, IDO Completion Enable. If this register bit is set, the Function is permitted to set the ID-Based Ordering (IDO) bit. A Function can hardwire this bit to 0b if it never sets the IDO attribute in Requests. The default value of this bit is 0b.

#### Table D-13: Configuration-Specific Register Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGDEVCONTROL2IDOREQEN	Output	USERCLK2	Configuration Device Control 2, IDO Request Enable. If this register bit is set, the Function can set the IDO bit of Requests it initiates. A Function can hardwire this bit to 0b if it never sets the IDO attribute in Requests. The default value of this bit is 0b.
CFGDEVCONTROL2LTREN	Output	USERCLK2	Configuration Device Control 2, LTR Mechanism Enable. If this register bit is set, the Function can set the IDO bit. A Function can hardwire this bit to 0b if it never sets the IDO attribute in Requests. The default value of this bit is 0b.
CFGDEVCONTROL2TLPPREFIXBLOCK	Output	USERCLK2	Configuration Device Control 2, End-to-End TLP Prefix Blocking. Controls whether the routing function is permitted to forward TLPs containing an End-to-End TLP Prefix. Values are:
			<ul> <li>Ob: Forwarding Enabled. The Function can send TLPs with End-to-End TLP Prefixes.</li> </ul>
			<ul> <li>1b: Forwarding Blocked. The Function is not permitted to send TLPs with End-to-End TLP Prefixes.</li> </ul>
			Blocked TLPs are reported by the TLP Prefix Blocked Error. The default value for this bit is Ob.
CFGDEVCONTROLAUXPOWEREN	Output	USERCLK	Not used.
CFGDEVCONTROLCORRERRREPORTINGEN	Output	USERCLK	Configuration Device Control, Correctable Error Reporting Enable, DEVICECTRL[0]. This bit, in conjunction with other bits, controls sending ERRCOR messages. For a Root Port, the reporting of correctable errors is internal to the root; no external ERRCOR message is generated.
CFGDEVCONTROLENABLERO	Output	USERCLK	Configuration Device Control, Enable Relaxed Ordering, DEVICECTRL[4]. When this output is asserted, the user logic is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering.

Table D-13:	Configuration-Specific Register Port Descriptions (Cont'd)
TUDIE D-13?	Configuration-specific Register Port Descriptions (Cont a

Port	Direction	Clock Domain	Description
CFGDEVCONTROLEXTTAGEN	Output	USERCLK	Configuration Device Control, Tag Field Enable, DEVICECTRL[8]. When this output is asserted, the user logic can use an 8-bit Tag field as a Requester. When this output is deasserted, the user logic is restricted to a 5-bit Tag field. The integrated block does not enforce the number of Tag bits used, either in outgoing request TLPs or incoming Completions.
CFGDEVCONTROLFATALERRREPORTINGEN	Output	USERCLK	Configuration Device Control, Fatal Error Reporting Enable, DEVICECTRL[2]. This bit, in conjunction with other bits, controls sending ERRFATAL messages. For a Root Port, the reporting of correctable errors is internal to the root; no external ERRFATAL message is generated.
CFGDEVCONTROLMAXPAYLOAD[2:0]	Output	USERCLK	<ul> <li>Configuration Device Control, MAXPAYLOADSIZE, DEVICECTRL[7:5]. This field sets the maximum TLP payload size. As a Receiver, the user logic must handle TLPs as large as the set value. As a Transmitter, the user logic must not generate TLPs exceeding the set value.</li> <li>000b: 128-byte maximum payload size</li> <li>001b: 256-byte maximum payload size</li> <li>010b: 512-byte maximum payload size</li> <li>011b: 1024-byte maximum payload size</li> </ul>

#### Table D-13: Configuration-Specific Register Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGDEVCONTROLMAXREADREQ[2:0]	Output	USERCLK	<ul> <li>Configuration Device Control, MAXREADREQUESTSIZE, DEVICECTRL[14:12]. This field sets the maximum Read Request size for the user logic as a Requester. The user logic must not generate Read Requests with size exceeding the set value.</li> <li>000b: 128-byte maximum Read Request size</li> <li>001b: 256-byte maximum Read Request size</li> <li>010b: 512-byte maximum Read Request size</li> <li>010b: 512-byte maximum Read Request size</li> <li>011b: 1024-byte maximum Read Request size</li> </ul>
			<ul> <li>100b: 2048-byte maximum Read Request size</li> <li>101b: 4096-byte maximum Read Request size</li> </ul>
CFGDEVCONTROLNONFATALREPORTINGEN	Output	USERCLK	Configuration Device Control, Non-Fatal Error Reporting Enable, DEVICECTRL[1]. This bit, in conjunction with other bits, controls sending ERRNONFATAL messages. For a Root Port, the reporting of correctable errors is internal to the root; no external ERRNONFATAL message is generated.
CFGDEVCONTROLNOSNOOPEN	Output	USERCLK	Configuration Device Control, Enable No Snoop, DEVICECTRL[11]. When this output is asserted, the user logic is permitted to set the No Snoop bit in TLPs it initiates that do not require hardware-enforced cache coherency.
CFGDEVCONTROLPHANTOMEN	Output	USERCLK	Configuration Device Control, Phantom Functions Enable, DEVICECTRL[9]. When this output is asserted, the user logic can use unclaimed Functions as Phantom Functions to extend the number of outstanding transaction identifiers. If this output is deasserted, the user logic is not allowed to use Phantom Functions.
CFGDEVCONTROLURERRREPORTINGEN	Output	USERCLK	Configuration Device Control, UR Reporting Enable, DEVICECTRL[3]. This bit, in conjunction with other bits, controls the signaling of URs by sending Error messages.

#### Table D-13: Configuration-Specific Register Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGDEVSTATUSCORRERRDETECTED	Output	USERCLK	Configuration Device Status, Correctable Error Detected, DEVICESTATUS[0]. This output indicates the status of correctable errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control Register.
CFGDEVSTATUSFATALERRDETECTED	Output	USERCLK	Configuration Device Status, Fatal Error Detected, DEVICESTATUS[2]. This output indicates the status of Fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control Register.
CFGDEVSTATUSNONFATALERRDETECTED	Output	USERCLK	Configuration Device Status, Non-Fatal Error Detected, DEVICESTATUS[1]. This output indicates the status of Non-fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control Register.
CFGDEVSTATUSURDETECTED	Output	USERCLK	Configuration Device Status, Unsupported Request Detected, DEVICESTATUS[3]. This output indicates that the integrated block received a UR. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control Register.
CFGLINKCONTROLASPMCONTROL[1:0]	Output	USERCLK	Configuration Link Control, ASPM Control, LINKCTRL[1:0]. This 2-bit output indicates the level of ASPM supported, where: • 00b: Disabled • 01b: L0s Entry Enabled • 10b: Not used • 11b: Not used

Table D-13:	Configuration-Specific Register Port Descriptions (Cont'd)
-------------	--

Port	Direction	Clock Domain	Description
CFGLINKCONTROLAUTOBANDWIDTHINTEN	Output	USERCLK	Configuration Link Control, Link Autonomous Bandwidth Interrupt Enable, LINKCTRL[11]. When asserted active-Low, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been set. The core takes no action based on the setting of this bit; user logic must create the interrupt. Not used for Endpoint.
CFGLINKCONTROLBANDWIDTHINTEN	Output	USERCLK	Configuration Link Control, Link Bandwidth Management Interrupt Enable, LINKCTRL[10]. When asserted, active-Low, enables the generation of an interrupt to indicate that the Link Bandwidth Management Status bit has been set. The core takes no action based on the setting of this bit; user logic must create the interrupt. Not used for Endpoint.
CFGLINKCONTROLCLOCKPMEN	Output	USERCLK	Configuration Link Control, Enable Clock Power Management, LINKCTRL[8]. For Endpoints that support a CLKREQ# mechanism:
			<ul> <li>Ob: Clock power management disabled</li> </ul>
			<ul> <li>1b: The device is permitted to use CLKREQ#</li> </ul>
			The integrated block takes no action based on the setting of this bit; this function must be implemented in external logic.
CFGLINKCONTROLCOMMONCLOCK	Output	USERCLK	Configuration Link Control, Common Clock Configuration, LINKCTRL[6]. When this output is asserted, this component and the component at the opposite end of this Link are operating with a distributed common reference clock. When this output is deasserted, the components are operating with an asynchronous reference clock.
CFGLINKCONTROLEXTENDEDSYNC	Output	USERCLK	Configuration Link Control, Extended Synch, LINKCTRL[7]. When this output is asserted, the transmission of additional ordered sets is forced when exiting the LOs state and when in the Recovery state.

#### Table D-13: Configuration-Specific Register Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGLINKCONTROLHWAUTOWIDTHDIS	Output	USERCLK	Configuration Link Control, Hardware Autonomous Width Disable, LINKCTRL[9]. When this output is asserted, the integrated block is disabled from changing the Link width for reasons other than attempting to correct an unreliable Link operation by reducing the Link width.
CFGLINKCONTROLLINKDISABLE	Output	USERCLK	Configuration Link Control, Link Disable, LINKCTRL[4]. When this output is asserted, indicates the Link is disabled and directs the LTSSM to the Disabled state. Not used for Endpoint.
CFGLINKCONTROLRCB	Output	USERCLK	Configuration Link Control, RCB, LINKCTRL[3]. This output indicates the Read Completion Boundary value, where: • 0: 64B
CFGLINKCONTROLRETRAINLINK	Output	USERCLK	<ul> <li>1: 128B</li> <li>Configuration Link Control, Retrain Link, LINKCTRL[5]. A write of 1b to this bit to the Root Port Type 1 configuration space initiates Link retraining by directing the Physical Layer LTSSM to the Recovery state.</li> <li>Configuration Reads of this bit are always 0, but this signal pulses for one cycle when a 1 is written to it.</li> <li>Not used for Endpoint.</li> </ul>
CFGLINKSTATUSAUTOBANDWIDTHSTATUS	Output	USERCLK	Configuration Link Status, Link Autonomous Bandwidth Status, LINKSTATUS[15]. Indicates the core has autonomously changed Link speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation. This bit must be set if the Physical Layer reports a speed or width change was initiated by the Downstream component that was indicated as an autonomous change. Not used for Endpoint.

Port	Direction	Clock Domain	Description
CFGLINKSTATUSBANDWIDTHSTATUS	Output	USERCLK	Configuration Link Status, Link Bandwidth Management Status, LINKSTATUS[14]. This output indicates that either of the following has occurred without the Port transitioning through DL_Down status:
			• A Link retraining has completed following a write of 1b to the Retrain Link bit.
			<b>Note:</b> This bit is Set following any write of 1b to the Retrain Link bit, including when the Link is in the process of retraining for some other reason.
			<ul> <li>Hardware has changed Link speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process. This bit is set if the Physical Layer reports a speed or width change was initiated by the Downstream component that was not indicated as an autonomous change.</li> </ul>
			Not used for Endpoint.
CFGLINKSTATUSCURRENTSPEED[1:0]	Output	USERCLK	Configuration Link Status, Current Link Speed, LINKSTATUS[1:0]. This field indicates the negotiated Link speed of the given PCI Express Link:
			• 01b: 2.5 GB/s PCI Express Link
			• 10b: 5.0 GB/s PCI Express Link
CFGLINKSTATUSDLLACTIVE	Output	USERCLK	Not used.
CFGLINKSTATUSLINKTRAINING	Output	USERCLK	Not used.
CFGLINKSTATUSNEGOTIATEDWIDTH[3:0]	Output	USERCLK	Configuration Link Status, Negotiated Link Width, LINKSTATUS[7:4]. This output indicates the negotiated width of the given PCI Express Link (only widths up to x8 are displayed).
			• 0001b: x1
			• 0010b: x2
			• 0100b: x4
			• 1000b: x8
CFGROOTCONTROLPMEINTEN	Output	USERCLK2	Configuration Root Control, PME Interrupt Enable. This register bit enables the user logic to generate an Interrupt for received PME Messages.

Table D-13. Comparation-specific Register Fort Descriptions (contral	Table D-13:	Configuration-Specific Register Port Descriptions (Cont'd)
--	-------------	--

Port	Direction	Clock Domain	Description
CFGROOTCONTROLSYSERRCORRERREN	Output	USERCLK2	Configuration Root Control, System Error on Correctable Error Enable. This register bit enables the user logic to generate a System Error for reported Correctable Errors.
CFGROOTCONTROLSYSERRFATALERREN	Output	USERCLK2	Configuration Root Control, System Error on Fatal Error Enable. This register bit enables the user logic to generate a System Error for reported Fatal Errors.
CFGROOTCONTROLSYSERRNONFATALERREN	Output	USERCLK2	Configuration Root Control, System Error on Non-Fatal Error Enable. This register bit enables the user logic to generate a System Error for reported Non-Fatal Errors.
CFGSLOTCONTROLELECTROMECHILCTLPULSE	Output	USERCLK	Not used.
CFGTRNPENDINGN	Input	USERCLK	User Transaction Pending (active-Low). When asserted, this input sets the Transactions Pending bit in the Device Status Register (DEVICESTATUS[5]).
			<i>Note:</i> You must assert this input if the user application has not received a completion to a request.

### **Miscellaneous Configuration Management Ports**

Table D-14 defines the Miscellaneous Configuration Management ports within the Configuration Management interface.

Table D-14:	Miscellaneous Configuration Management Port Descriptions
-------------	--

Port	Direction	Clock Domain	Description
CFGAERECRCCHECKEN	Output	USERCLK	Not used.
CFGAERECRCGENEN	Output	USERCLK	Not used.
CFGDEVID[15:0]	Input	USERCLK2	Configuration Device ID. This input indicates the value to transfer to the PCI Capability Structure Device ID field.
CFGDSN[63:0]	Input	USERCLK	Configuration Device Serial Number. This 64-bit input indicates the value that should be transferred to the Device Serial Number Capability. Bits [31:0] are transferred to the first (Lower) DWORD (byte offset 0x4 of the Capability), and bits [63:32] are transferred to the second (Upper) DWORD (byte offset 0x8 of the Capability).

#### Table D-14: Miscellaneous Configuration Management Port Descriptions (Cont'd)

Port	Direction	Clock Domain	Description
CFGFORCECOMMONCLOCKOFF	Input	USERCLK2	Force Common Clock Off. When asserted, this input forces the core to behave as if Common Clock was on (but does not set Link Ctrl[7]).
CFGFORCEEXTENDEDSYNCON	Input	USERCLK2	Force Extended Synch On. When asserted, this input forces the core to behave as if Extended Synch was on (but does not set Link Ctrl[7]).
CFGFORCEMPS[2:0]	Input	USERCLK2	Force Maximum Payload Size. When ATTR_MPS_FORCE = 1, the core uses this MPS value to check the payload size of received TLPs and for replay/ACKNAK time-outs, instead of using Device Ctrl[7:5]. It does not change Device Ctrl[7:5].
CFGPCIECAPINTERRUPTMSGNUM[4:0]	Input	USERCLK2	Configuration PCIE Capabilities, Interrupt Message Number. This input drives the value on PCIe Capabilities Register[29:25] (Interrupt Message Number).
CFGPCIELINKSTATE[2:0]	Output	USERCLK	PCI Express Link State. This encoded bus reports the PCIe Link State Information to the user:
			• 000b: L0 state
			• 001b: PPM L1 state
			010b: PPM L2/L3Ready state
			• 011b: PMPME state
			• 100b: In or transitioning to/from the ASPM L0s state
			<ul> <li>101b: Transitioning to/from the PPM L1 state</li> </ul>
			• 110b: Transitioning to the PPM L2/L3Ready state
			• 111b: In or transitioning to/from the ASPM L1 state
CFGREVID[7:0]	Input	USERCLK2	Configuration Revision ID. This input indicates the value to transfer to the PCI Capability Structure Revision ID field.
CFGSUBSYSID[15:0]	Input	USERCLK2	Configuration Subsystem ID. This input indicates the value to transfer to the Type 0 PCI Capability Structure Subsystem ID field.
CFGSUBSYSVENDID[15:0]	Input	USERCLK2	Configuration Subsystem Vendor ID. This input indicates the value to transfer to the Type 0 PCI Capability Structure Subsystem Vendor ID field.

					-	
Table D_11.	Miscellaneous	Configuration	Management D	ort Doccri	ntione /	Cont'd)
TUDIE D-14.	winscenarieous	configuration	ivialiagement ru	ULL DESCH		

Port	Direction	Clock Domain	Description
CFGCFGVCTCVCMAP[6:0]	Output	USERCLK2	Configuration VC Resource Control, TC/VC Map. VC_Resource_Ctrl[7:1]. This output indicates whether TCs 1–7 are valid for VCO. The signal's index is shifted by one with respect to the register index (for example, cfg_vc_tcvc_map[0] = VC_Resource_Ctrl[1]).
CFGVENDID[15:0]	Input	USERCLK2	Configuration Device ID. This input indicates the value to transfer to the PCI Capability Structure Vendor ID field.

# **Dynamic Reconfiguration Port Interface**

Table D-15 describes the Dynamic Reconfiguration Port (DRP) ports.

Port	Direction	Clock Domain	Description
DRPCLK	Input		DRP clock input
DRPADDR[8:0]	Input	DRPCLK	DRP address bus
DRPDI[15:0]	Input	DRPCLK	DRP input data bus
DRPDO[15:0]	Output	DRPCLK	DRP data out
DRPEN	Input	DRPCLK	DRP transaction enable
DRPRDY	Output	DRPCLK	DRP transaction done
DRPWE	Input	DRPCLK	DRP write enable

Table D-15: DRP Port Descriptions



# **TL2 Interface Ports**

The TL2 interface is unused but documented for completeness (see Table D-16).

Table D-16: 1	TL2 Interface P	Port Descriptions
---------------	-----------------	-------------------

Port	Direction	Clock Domain	Description
LL2BADDLLPERR	Output	USERCLK	Not used.
LL2BADTLPERR	Output	USERCLK	Not used.
LL2LINKSTATUS	Output	USERCLK2	Not used.
LL2PROTOCOLERR	Output	USERCLK	Not used.
LL2RECEIVERERR	Output	USERCLK2	Not used.
LL2REPLAYROERR	Output	USERCLK	Not used.
LL2REPLAYTOERR	Output	USERCLK	Not used.
LL2SENDASREQL1	Input	USERCLK	Tie-off to 0.
LL2SENDENTERL1	Input	USERCLK	Tie-off to 0.
LL2SENDENTERL23	Input	USERCLK	Tie-off to 0.
LL2SENDPMACK	Input	USERCLK2	Tie-off to 0.
LL2SUSPENDNOW	Input	USERCLK	Tie-off to 0.
LL2SUSPENDOK	Output	USERCLK	Not used.
LL2TFCINIT1SEQ	Output	USERCLK	Not used.
LL2TFCINIT2SEQ	Output	USERCLK	Not used.
LL2TLPRCV	Input	USERCLK	Tie-off to 0.
LL2TXIDLE	Output	USERCLK2	Not used.
PL2DIRECTEDLSTATE[4:0]	Input	USERCLK	Tie-off to 0.
PL2LOREQ	Output	USERCLK2	Not used.
PL2LINKUP	Output	USERCLK	Not used.
PL2RECEIVERERR	Output	USERCLK	Not used.
PL2RECOVERY	Output	USERCLK	Not used.
PL2RXELECIDLE	Output	USERCLK	Not used.
PL2RXPMSTATE[1:0]	Output	USERCLK2	Not used.
PL2SUSPENDOK	Output	USERCLK	Not used.
TL2ASPMSUSPENDCREDITCHECK	Input	USERCLK	Tie-off to 0.
TL2ASPMSUSPENDCREDITCHECKOK	Output	USERCLK	Not used.
TL2ASPMSUSPENDREQ	Output	USERCLK	Not used.
TL2ERRFCPE	Output	USERCLK2	Not used.
TL2ERRHDR[63:0]	Output	USERCLK2	Not used.

#### Table D-16: TL2 Interface Port Descriptions (Cont'd)

XILINX

Port	Direction	Clock Domain	Description
TL2ERRMALFORMED	Output	USERCLK2	Not used.
TL2ERRRXOVERFLOW	Output	USERCLK2	Not used.
TL2PPMSUSPENDOK	Output	USERCLK	Not used.
TL2PPMSUSPENDREQ	Input	USERCLK	Tie-off to 0.
TRNRDLLPDATA[31:0]	Output	USERCLK	Not used.
TRNRDLLPSRCRDY[1:0]	Output	USERCLK	Not used.
TRNTDLLPDATA[63:0]	Input	USERCLK	Tie-off to 0.
TRNTDLLPDSTRDY	Output	USERCLK	Not used.
TRNTDLLPSRCRDY	Input	USERCLK	Tie-off to 0.

# AMDA XILINX

Appendix E

# Additional Resources and Legal Notices

### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

### **Documentation Navigator and Design Hubs**

Xilinx<sup>®</sup> Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado<sup>®</sup> IDE, select **Help > Documentation and Tutorials**.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

*Note:* For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.





# References

This section provides supplemental material useful with this product guide.

- 1. AMBA AXI4-Stream Protocol Specification
- 2. PCI-SIG® Specifications
- 3. Intel Developer Forum For PCI Express Architecture
- 4. Virtex-7 FPGA Gen3 Integrated Block for PCI Express LogiCORE IP Product Guide (PG023)
- 5. Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics (DS182)
- 6. Virtex-7 FPGAs Data Sheet: DC and Switching Characteristics (DS183)
- 7. 7 Series FPGAs Configuration User Guide (UG470)
- 8. Zynq-7000 SoC Technical Reference Manual (UG585)
- 9. Zynq-7000 SoC Software Developers Guide (UG821)
- 10. Vitis Embedded Software Development Flow Documentation (UG1400)
- 11. 7 Series FPGAs SelectIO Resources User Guide (UG471)
- 12. 7 Series FPGAs Clocking Resources User Guide (UG472)
- 13. 7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
- 14. 7 Series FPGAs GTP Transceivers User Guide (UG482)
- 15. Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide (UG953)
- 16. Vivado Design Suite User Guide: Getting Started (UG910)
- 17. Vivado Design Suite User Guide: Design with IP (UG896)
- 18. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 19. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 20. ISE to Vivado Design Suite Migration Methodology Guide (UG911)
- 21. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 22. Vivado Design Suite Tcl Command Reference Guide (UG835)
- 23. PIPE Mode Simulation Using Integrated Endpoint PCI Express Block in Gen2 x8 Configurations Application Note (XAPP1184)
- 24. ATX 12V Power Supply Design Guide



# **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
12/23/2022	3.3	Added Multiboot in Chapter 3.
		Updated Loading Stage 2 Through PCI Express section.
		Updated Table 3-14
		Updated Summary in Chapter 5
07/08/2020	3.3	• Updated description in Table 3-51.
		Updated description in Shared GT_COMMON.
		<ul> <li>Updated Shared GT_COMMON column in Table 3-52.</li> </ul>
		Updated description in Limitations.
		Removed note in Recommendations.
05/20/2020	3.3	• In Tandem Configuration section, updated the hardware export procedure for Vitis.
12/05/2018	3.3	Added link speeds to BUFG Usage of the Standalone PCIe Core table.
		<ul> <li>Added Artix-7 supported devices to the Tandem PROM/PCIe Supported Configurations table.</li> </ul>
		<ul> <li>Added XC7A12T CPG238 to Available Integrated Block for PCIe location table.</li> </ul>
		Added reference to UG953.
04/04/2018	3.3	• Updated the Minimum Device Requirements Core Configurations table with:
		<ul> <li>Additional devices (Zynq ® -7000 Devices and Artix ® -7FPGAs).</li> </ul>
		<ul> <li>-1 speed grade for 1x-4x Gen2 (Zynq-7000 devices).</li> </ul>
		<ul> <li>1024 Bytes for Maximum Payload Size MPS x1-x4 Gen2 (all devices).</li> </ul>
		Minor updates to Tandem Configuration.
10/04/2017	3.3	• Updated #5 description in Tandem PCIe KC705 Example Tool Flow section.
		• Updated BUFG Usage (GTX) column in BUFG Usage of the Standalone PCIe Core table.
		<ul> <li>Added Configuration flash description to Configuration Persist (Tandem PROM Only) section.</li> </ul>
		<ul> <li>Added PCIe description in the Shared GT_COMMON column for GTX in Shared GT_COMMON Use Cases table.</li> </ul>
		Added Important note for Device ID in Design Flow Steps chapter.

### AMD7 XILINX

Date	Version	Revision
04/05/2017	3.3	<ul> <li>Updated speed grades for Zynq-7000 devices in Core Configurations table.</li> <li>Added note in Recommended and Optional Transaction Clock (user_clk_out) Frequencies table in Product Specification section.</li> </ul>
		<ul> <li>Added link to Internal Shared GT_COMMON and Clocking section.</li> <li>Added Note #2 to Lane Reversal Support table in Designing with the Core</li> </ul>
		section.
		Added description in Hot-Plug Capable bullet in Slot Control Capabilities     Register section in Design Flow Steps chapter.
		Added Additional Debug Options section in Design Flow Steps chapter.
		• Added en_jtag_debug in Parameter Changes table in Upgrading appendix.
11/30/2016	3.3	Updated to latest 2016.4 release.
10/05/2016	3.3	Minor updates to the Tandem Configuration section.
		<ul> <li>Added Artix-7 and Zynq-7000 devices to the Available Integrated Block for PCIe table, and the Artix-7 Recommended GT Locations table.</li> </ul>
06/08/2016	3.3	Added internal port and ICAP signal tables in Transaction Interface section.
04/06/2016	3.3	<ul> <li>Updated supported devices in the Tandem PROM/PCIe Support Configurations table.</li> </ul>
		• Removed a note from the example design simulation section, because the core now supports post-synthesis and post-implementation simulations.
		<ul> <li>Added core parameter and port changes to the Migrating and Updating chapter.</li> </ul>
09/30/2015	3.2	Renamed core pinouts to GT locations.
		Minor updates to the Tandem Configuration section.
		Added Post Synthesis/Implementation Netlist Simulation section.
		<ul> <li>Added XC7A200T device SBV484 package to the Updated the Available Integrated Block for PCIe table and Artix-7 Recommended GT Locations table.</li> </ul>
		<ul> <li>Updated PIPE signal mapping information with new tables: Common In/ Out Commands and Endpoint PIPE Signals Mappings, and Input/Output Bus with Endpoint PIPE Signals Mapping.</li> </ul>
07/02/2015	3.1	Corrected the resource utilization data.
06/24/2015	3.1	<ul> <li>Added encrypted bitstream support details to the Tandem Configuration section.</li> <li>Added qZyng-7000 device and package support in the Recommended</li> </ul>
		Integrated Block for PCIe table.
		Added significant detail to the Relocating the Integrated Block Core section.
		<ul> <li>Clarified that the Enable External PIPE Interface option (PIPE Mode Simulations) is tested only with the BFM from Avery Design Systems.</li> </ul>
		Added a new test to the Root Port Model Provided Tests table (Test Benches chapter).
		Changed Vivado Lab Edition to Vivado Design Suite Debug Feature.

### AMD**7** XILINX

Date	Version	Revision
04/01/2015	3.1	Updated BUFG usage values of the standalone PCIe core.
		<ul> <li>Updated speed grade and link width support for the supported Zynq®-7000 devices in the Core Configurations table in the Minimum Device Requirements section.</li> </ul>
		<ul> <li>Added a note regarding supported optional frequency clock frequencies for Artix-7 devices and certain speed grades.</li> </ul>
		• Added clarifying note regarding the core parameters in the top-level file and core top module in the example designs.
		Added the pipe_txinhibit port.
		Changed Vivado lab tools to Vivado Lab Edition.
11/19/2014	3.0	Added new Artix and Zynq device support.
		Updated the tandem configuration information.
		<ul> <li>Correction made to the AER_CAP_VERSION[3:0] value.</li> </ul>
		Clarification made to the PIPE Mode Simulations parameter description.
		<ul> <li>Added support for Cadence Incisive Enterprise Simulator (IES) and Synopsys Verilog Compiler Simulator (VCS).</li> </ul>
10/01/2014	3.0	<ul> <li>Correction to valid values for m_axis_rx_tuser[21:17] receiver interface signal.</li> </ul>
		Updated the tandem configuration information.
06/04/2014	3.0	Added new device support.
		Updated tandem configuration information.
04/02/2014	3.0	Updated device and package information.
12/18/2013	3.0	Updated for core v3.0.
		• Updated integrated blocks table for Artix-7 in Product Specification.
		• Updated logic sharing information in Designing with the Core.
		• Updated supported core pinouts in Constraining the Core.
		<ul> <li>Updated parameter and port information in Migrating and Updating appendix.</li> </ul>

### AMD7 XILINX

Date	Version	Revision
10/02/2013	2.2	Updated for core v2.2.
		Added Vivado IP integrator support.
		Added BUFG resource utilization numbers.
		<ul> <li>Added information about the Shared Logic feature, and the new Share Logic and Core Interface Parameters options in the Vivado IDE.</li> </ul>
		<ul> <li>Updated the Tandem Configuration section.</li> </ul>
		Added Simulation, Synthesis and Implementation, and Test Bench chapters.
		<ul> <li>Reorganized content: moved test bench information from Example Design chapter to Test Bench chapter, and moved core simulation content into Simulation chapter.</li> </ul>
		<ul> <li>Updated the example design content.</li> </ul>
		<ul> <li>Added the Transceiver Control and Status Port section to Debugging appendix.</li> </ul>
		<ul> <li>Added core parameter and port changes to Migrating and Upgrading appendix.</li> </ul>
06/19/2013	2.1	Updated for core v2.1.
		• Major updates to the Tandem Configuration section in Chapter 3.
		• Updated the Directory and File Contents section in Chapter 5.
		Added simulation instructions in Chapter 5.
03/20/2013	2.0	Updated for core v2.0 and for Vivado Design Suite-only support.
		<ul> <li>Added the PIPE_MMCM_RST_N clocking interface signal.</li> </ul>
		Updated Clocking in Chapter 3.
12/18/2012	1.2	<ul> <li>Updated for core v1.8, ISE Design Suite 14.4, and Vivado Design Suite 2012.4.</li> </ul>
		• Updated the available integrated block for PCIe: Table 2-5 and Table 5-1.
		<ul> <li>Major revisions made to Clocking in Chapter 3.</li> </ul>
		• Updated Chapter 4, Customizing and Generating the Core.
10/16/2012	1.1	• Updated core to v1.7, ISE Design Suite to 14.3, and Vivado Design Suite to 2012.3.
		<ul> <li>Added Zynq ® -7000 device family support.</li> </ul>
		Removed XC7V1500T, and XC7A350T.
		Added new sections to Chapter 3.
		<ul> <li>New screenshots and descriptions in Chapter 4.</li> </ul>
		Added Chapter 6 and Chapter 15.
07/25/2012	1.0	Initial Xilinx release. This document includes support for Vivado Design Suite v2012.2 and ISE Design Suite v14.2 for core version 1.6. This document replaces UG477, 7 Series FPGAs Integrated Block for PCI Express User Guide and DS821, LogiCORE IP 7 Series FPGAs Integrated Block for PCI Express Data Sheet.



# **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

#### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2012–2022 Advanced Micro Devices, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe and PCI Express are trademarks of PCI-SIG and used under license. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.