Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Simulating Zynq BFM design using Synopsys VCS in Vivado

        Learn how to run simulation with ZYNQ BFM IPI design using Synopsys VCS simulator in Vivado. We will provide a demonstration on how to compile simulation libraries, generate simulation scripts for an IP or an entire project and then run simulation.

        Related Videos

        Xilinx at SPS Drives 2014 | Qdesys

        This Silicon Carbine Multilevel Inverter demonstration from Qdesys showcases a Zynq-7010 SoC based three level TNPC implementation with low THD (distortion), high ratio power/volume, three level modulation with very low EMI.

        Xilinx at NAB 2014 | Vanguard

        Raul Diaz, CEO of Vanguard Video, demonstrates their latest HEVC/H.265 encoder that runs on Xilinx FPGAs and enables high quality video compression on a very low power platform.

        Xilinx at ARM TechCon 2014 | Topic Embedded Systems

        Rene Zenden, Product Manager, Topic Embedded Systems, shows how the Dyplo Runtime OS Extension with the Zynq SoC provides lower risk software defined application development and greater system level performance with less power.

        Power Management Series - Adv: Schematic Design For Power Management

        This video discusses what to consider during schematic design and decisions that will influence your power management.

        Power Management Series - PL: PL Power Management Overview

        This video introduces Programmable Logic (PL) power management. PL clock control is the most effective method of Power Management.