Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Using Vivado Logic Simulator for Multiple Sim Sets

        Learn how to use multiple simulation sets within the Vivado Integrated Design Environment, allowing you to debug sub-modules and the full design simultaneously.

        Related Videos

        Industry’s First RFSoC

        Xilinx has integrated multi-giga-sample RF data converters into its 16nm MPSoCs devices for the industry’s first RFSoC, eliminating the need for discrete ADCs and DACs. This video showcases the performance of a 16nm FinFet device and discusses how Xilinx RFSoC technology reduces both footprint and power while increasing hardware flexibility for next generation radios and RF communication systems.

        UltraScale Architecture Transceivers

        Review the enhanced features of the transceivers in the UltraScale architecture.

        Xilinx Global Operations and Quality

        Xilinx overview of product life-cycle from Design, Manufacturing, NPI, Operations and Support.

        RFSoC Gen 3 RF Data Converter 5G NR Performance

        In this demo we use the new ZCU208 Eval Board to look at the latest generation of RFSoC.

        Intelliprop NVMe Host Accelerator with Linux Driver

        In this demo, Intelliprop demonstrates the NVMe Host Accelerator implemented in a Xilinx Zynq UltraScale+ MPSoC. The IP core manages the NVME command and completion queues as well as physical region page (PRP) lists in hardware to accelerate performance by off-loading most of the NVMe functions from the processor, reducing CPU utilization and improving latency. The Linux driver is running on the embedded Arm A53 cores inside the Zynq UltraScale+ MPSoC device.