Multiplier Accumulator
- Bundled With:
- ISE Design Suite
Important Notice:
Obsoleted and not recommended for new designs.
Functionality can be implemented in Vivado using RTL inference directly.
Product Description
Included with AMD ISE Software
The Multiplier Accumulator IP core product is a parallel multiplier accumulator module that performs fixed or programmable-length accumulations. The core's A and B inputs use unsigned or signed data of up to 32 bits wide. The core has selectable pipeline levels. It offers truncation and rounding of the multiplier output. The core also has an accumulation saturation option, optional carry in, carry out, overflow pins, and input/output registers.
Key Features and Benefits
- Parallel multiply accumulator module.
- Signed or Unsigned inputs parameterizable up to 32-bits.
- Automatic optimization for speed.
- Parameterizable rounding modes or output.
- Support for saturation.