Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Virtex UltraScale for 28G backplanes and 30G optics

        Watch a demonstration of the Virtex® UltraScale™ VU095 device featuring GTY transceivers capable of 32.75G short reach and 28.21G backplane operation, ideal for implementing next generation 400G and 500G wired networking systems.

        Related Videos

        Interfacing to QSFP28, CFP2, CFP4 optics and more with UltraScale FPGAs

        System designers leverage FPGAs to talk to a wide variety of pluggable optics. Those can be anything from those old Gigabit Ethernet modules to the latest 400Gig Ethernet arrangements.

        How to Monitor your UltraScale FPGA Operating Environment with System Monitor

        Learn the various cabilities of System Monitor and how it can be leveraged to add significant value in a variety of applciations/end markets.

        Xilinx and Agilent Verify DDR4 Controller and Interface Running at 2400 Mb/s

        See a 2400 Mb/s DDR4 memory interface design running on an UltraScale FPGA demonstrate great signal quality and JEDEC compliance as verified by one of Agilent’s newest test solutions, the Infinium 90000X-Series oscilloscope.

        Virtex UltraScale Compliancy to 25Gb Copper Interconnect for Data Center

        This video showcases the Xilinx Virtex UltraScale 30Gig GTY Transceiver’s compliancy to the most challenging and desired of Data Center Ethernet standards: the 100GBase-CR4 and 100GBase-KR4 electrical standards. As shown, Xilinx transceivers accomplish this through their superior high speed clocking performance and fully auto-adaptive equalization.

        High Speed SelectIO Wizard 2016.1

        This video explains how to generate an example IO loopback design using the UltraScale/UltraScale+ native mode High Speed SelectIO wizard. Features of the wizard are explained for both a TX and RX type of interface. An example design is created from a single interface that connects a complementary loopback interface. The example design is then simulated in Vivado simulator to show a working design.