In this Xilinx Research Labs demo, a single-source SYCL C++ example is explained along with the methodology to generate a hardware implementation running on a Xilinx FPGA. Visit https://github.com/triSYCL/triSYCL for more information.