Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        How to Estimate UltraScale Device Power using XPE

        Learn how to use the tools available to perform power analysis on UltraScale devices and how to estimate power for designs migrated from 7 series FPGAs. Also learn how to operate the Xilinx Power Estimator.

        Related Videos

        Power Estimation and Analysis using Vivado

        Learn how Vivado can help you to estimate power consumption in your design and review best practices for getting the most accurate estimation.

        Using the Xilinx Power Estimator

        Power and cooling specifications for SoC and FPGA designs have to be determined early in the product’s design cycle, often even before the logic within the SoC or FPGA has been designed.

        Power Optimization using Vivado

        Learn the factors that affect power consumption in an FPGA, how Vivado helps to minimize power consumption in your design and finally look at some advanced control & best practices for getting the most out of Vivado power optimization.

        Introduction to Power Design Manager

        Power Design Manager (PDM) 2022.2 is the first release to support Versal devices. In this video learn about the ease of use, enhanced wizards and the simple migration path from Versal device power estimation in XPE to PDM. PDM is the recommended power estimation tool for all Versal designs.

        Investigating Power Constraints

        Illustrates how to add power and environment constraints to a Versal™ ACAP design as well as utilize the power and timing analysis features available in the Vivado® Design Suite.