Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        How to Optimize UltraScale Architecture Block RAMs for Low Power and High Performance

        Learn about the new block RAM cascade feature, how it is used, and how to leverage its power and performance benefits.

        Related Videos

        How to Design a Memory Interface and Controlled with Vivado MIG for the UltraScale Architecture

        Learn how to run the Memory Interface Generator (MIG) GUI to generate RTL and a constraints file by creating an example design with the traffic generator, running synthesis and implementation, and viewing summary reports (utilization, power, etc.)

        UltraScale architecture for the industry’s best utilization

        The UltraScale architecture, along with the Vivado Design Suite, introduce many innovations over traditional FPGA architectures that increase performance and reduce power consumption.

        Leveraging the UltraScale Architecture ASIC-like Clocking Architecture for Design Performance and Low Power

        Learn about the new UltraScale ASIC-like clocking architecture: how it can be used, the benefits it brings and how easy it is to migrate from existing designs. Also see how to configure a clock network using the clocking wizard.

        UltraScale Devices Integrated 100G Ethernet IP Demo

        See a demonstration of the integrated 100G Ethernet MAC and CAUI-4 IP available on UltraScale devices. This IP offers savings of up to 80K LUTs and 90% power over a soft implementation and simplifies your design process and time to market.

        UltraScale Transceiver Power Reduction Features

        UltraScale Transceiver Power Reduction Features