Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Advanced Synthesis using Vivado

        Learn how to identify timing bottlenecks in your design. Analyzing a design at the synthesis level is an effective way to rapidly improve its performance.

        Related Videos

        Report Clock Networks

        Use report clock networks to view the primary and generated clocks in a design.

        Clock Group Constraints

        Apply clock group constraints for asynchronous clock domains.

        Using Tcl Commands in the Vivado Design Suite Project Flow

        Overview of contents of a basic Vivado IDE Tcl script

        Block Synthesis

        Running Design Rule Checks (DRCs) in Vivado

        Learn the definition of DRC, the recommended usage methodology and how to effectively use Design Rule Checks in Vivado to identify and resolve critical errors and warnings.