Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        How to Resolve Routing Congestion

        Learn how to resolve routing congestion problems with the use of the PlanAhead software and area constraints.

        Related Videos

        FPGA Power Management Design Techniques

        After completing this course on FPGA Power you will be able to explain how static power is different from dynamic power, describe the impact a smaller device geometry has on static power consumption, define the relationship between leakage current and junction temperature, describe some of the device data sheet information that pertains to power consumption.

        XST Synthesis Options

        After completing this course on XST Synthesis Options you will be able to describe an approach to using XST synthesis options to obtain higher performance and gain timing closure, use XST to get the most out of your HDL.

        ISE Tools for Spartan-6 FPGAs on Windows 10 QuickTake Video

        Learn how easily you can get started using ISE 14.7 for Spartan-6 FPGAs on Windows10. Install and launch in just a few clicks.

        Timing Closure

        After completing this course you will be able to describe the overall flow for gaining timing closure, specify the key elements in achieving timing closure, describe the importance of your HDL coding style, explain the importance of using Cores...

        Architecture Wizard and I/O Planning

        Learn how to list at least two uses for the Architecture Wizard, identify two features of PinAhead, and create quality pin assignments for Xilinx FPGAs.