Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        I/O Planning Overview

        Learn how to use the interactive I/O pin planning and device exploration capabilities within the Vivado Design Suite. Specifically, the I/O planning features include: an integrated design environment (IDE) to create, configure, assign and manage the I/O Ports and clock logic objects in the design. The tutorial describes performing I/O planning at various stages of the design process including pre-RTL, with RTL and after synthesis.

        Related Videos

        Creating Basic Clock Constraints

        Learn how to create basic clock constraints for static timing analysis with XDC.

        Advanced Clock Constraints and Analysis

        Learn how to use generated clocks, virtual clocks and some of the advanced options for generated clocks. The process of creating generated clocks begins with creating primary clocks.

        Designing with UltraScale Memory IP

        Learn how to create an UltraScale memory interface design using the Vivado Memory Interface Generator (MIG). This video will show you how to configure a MIG IP core for UltraScale Devices, including I/O Bank planning for the MIG IP I/Os.

        Creating a 7 Series Memory Interface Design using Vivado MIG

        Learn how to create a memory interface design using the Vivado Memory Interface Generator (MIG).

        Report Clock Networks

        Use report clock networks to view the primary and generated clocks in a design.