Introduction to the Vivado Logic Analyzer

Introduction to VLA as well as the fundamental components of debug tools with benefits of logic debug

Related Videos

How to use AXI Verification IP to Verify and Debug your Design using Simulation

Learn how to efficiently verify and debug AXI interfaces using the Xilinx AXI Verification IP. This video reviews the benefits of using, and how to simulate with the example design.

Using Vivado Logic Simulator for Multiple Sim Sets

Learn how to use multiple simulation sets within the Vivado Integrated Design Environment, allowing you to debug sub-modules and the full design simultaneously.

Simulating MicroBlaze design using Synopsys VCS in Vivado

Learn how to run simulation with MicrBlaze IPI design using Synopsys VCS simulator in Vivado. We will provide a demonstration on how to compile simulation libraries, generate simulation scripts for an IP or an entire project and then run simulation.

Simulating with Mentor Questa in Vivado

Learn how to use Vivado design suite to compile simulation libraries and simulate a design using Mentor Questa Advanced simulator.

Simulating with Synopsys VCS in Vivado

Learn how to run simulation with Synopsys VCS simulator in Vivado. We will provide a demonstration on how to compile simulation libraries, generate simulation scripts for an IP or an entire project and then run simulation.