Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions and subtitles off, selected

      Power Estimation and Analysis using Vivado

      Learn how Vivado can help you to estimate power consumption in your design and review best practices for getting the most accurate estimation.

      Related Videos

      How to Design a Memory Interface and Controlled with Vivado MIG for the UltraScale Architecture

      Learn how to run the Memory Interface Generator (MIG) GUI to generate RTL and a constraints file by creating an example design with the traffic generator, running synthesis and implementation, and viewing summary reports (utilization, power, etc.)

      How to Optimize UltraScale Architecture Block RAMs for Low Power and High Performance

      Learn about the new block RAM cascade feature, how it is used, and how to leverage its power and performance benefits.

      Memory Interface External Clocking

      Learn the most commonly asked questions for using clocks with Memory interfaces. This will cover jitter, clock sharing and AC coupling of LVDS clocks.

      Xilinx and Agilent Verify DDR4 Controller and Interface Running at 2400 Mb/s

      See a 2400 Mb/s DDR4 memory interface design running on an UltraScale FPGA demonstrate great signal quality and JEDEC compliance as verified by one of Agilent’s newest test solutions, the Infinium 90000X-Series oscilloscope.

      Embedded Vision and I-IoT Highlights: Powered by Xilinx

      Watch how Xilinx customers are integrating programmable technologies into the latest Embedded Vision and Industrial IoT applications.