Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        UltraFast Vivado Design Methodology For Timing Closure

        The methodology outlined in this training will enable you to achieve “Sign-Off” quality XDC constraints for timing closure. This methodology will also enable you to achieve timing closure significantly faster irrespective of the complexity...

        Related Videos

        IBM PowerAI Vision inference accelerated by Xilinx Vitis AI

        IBM PowerAI Vision makes it easy to build and deploy AI models for image classification, object detection, and more without being an AI expert.  Now you can accelerate your inference using the Xilinx Alveo U50 Adaptable Accelerator Card with IBM PowerAI Vision.  IBM PowerAI Vision uses Xilinx Vitis AI to integrate with the FPGA, so you do not have to be an FPGA developer to take advantage of its benefits.

        Vitis AI Deep Dive

        In this Webinar, learn to use Vitis AI to deploy and run your pre-trained DNN models to Xilinx’s embedded SoC and Alveo acceleration platforms. Then get started with using Vitis AI to run examples on the board.

        Accelerating AI Camera Development with Xilinx Vitis

        Fueled by a trifecta of rapid advances in network training, big data, and ML research, so-called "Deep Learning" is rapidly becoming mainstream. Nowhere is this statement more true than in embedded vision applications where the end game for Deep Learning is teaching machines to "see". The range of embedded vision applications is seemingly endless, from machine vision cameras that ensure zero defects on the production line, to pole-mounted "Smart City" cameras that monitor traffic, detect theft and disasters, to robots that deliver your online purchases right to your doorstep. However, CNN inference is computationally expensive, requiring billions of operations per inference. Moreover, many critical applications require extremely low latency and must support high frame rates. Given these constraints, and given a need for sub-10W power consumption, high-reliability, security, and product longevity, how do we design an integrated camera which can provide the required levels of ML inference performance?

        Whole App Acceleration

        In this webinar, we will show how Vitis and Vitis AI enable developers to accelerate the whole application on Xilinx platforms.

        Adaptable AI Inference with Vitis AI

        In this webinar, go in depth with the key components of Vitis AI and learn how to achieve adaptable and efficient AI inference on Xilinx hardware platforms.