Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Using the Xilinx Power Estimator

        Power and cooling specifications for SoC and FPGA designs have to be determined early in the product’s design cycle, often even before the logic within the SoC or FPGA has been designed.

        Related Videos

        Power Optimization using Vivado

        Learn the factors that affect power consumption in an FPGA, how Vivado helps to minimize power consumption in your design and finally look at some advanced control & best practices for getting the most out of Vivado power optimization.

        Power Estimation and Analysis using Vivado

        Learn how Vivado can help you to estimate power consumption in your design and review best practices for getting the most accurate estimation.

        Investigating Power Constraints

        Illustrates how to add power and environment constraints to a Versal™ ACAP design as well as utilize the power and timing analysis features available in the Vivado® Design Suite.

        RF Data Converter Power Estimation

        Illustrates using the Xilinx Power Estimator tool to predict power consumption for the RF Data Converter IP for the Zynq® UltraScale+™ RFSoC.

        Introduction to Power Design Manager

        Power Design Manager (PDM) 2022.2 is the first release to support Versal devices. In this video learn about the ease of use, enhanced wizards and the simple migration path from Versal device power estimation in XPE to PDM. PDM is the recommended power estimation tool for all Versal designs.