Vivado High-Level Synthesis accelerates design implementation by enabling C, C++ and System C specifications to be directly targeted into Xilinx devices without the need to manually create RTL.