Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Zynq UltraScale+ DDR4 Memory Interfaces at 2667Mbps

        This video highlights the first member of the UltraScale+ portfolio, the Zynq® UltraScale+™ MPSoC, and shows the robustness of the memory interface system using the DDR4 SDRAM IP in the programmable logic.

        Related Videos

        MoSys Bandwidth Engine® 3 Demo at OFC 2016

        Xilinx Alliance Member MoSys demonstrates its Bandwidth Engine® 3 high-speed serial interface intelligent memory IC interfacing with Xilinx’s Zynq UltraScale+ MPSoC platform at OFC 2016.

        Zynq UltraScale+ MPSoC LPDDR4 Memory Interfaces at 2.4Gbps

        This video shows how well the hardened controller within the processing system of the Zynq® UltraScale+™ MPSoC is performing with LPDDR4 running at 2.4Gbps for over 48 hours, under stress, with low jitter and plenty of margin.

        Using UltraRAM in UltraScale+ Devices

        Learn how to include the new UltraRAM blocks in your UltraScale+ design. This video shows how to use UltraRAM in UltraScale+ FPGAs and MPSoCs including the new Xilinx Parameterized Macro (XPM) tool. A design using 90Mb of UltraRAM is created and programmed into a Virtex UltraScale+ FPGA.

        iVeia Drive Platform: Powered by Xilinx – Demo Shorts

        iVEia introduces their Drive Platform for autonomous vehicles, developed with Perrone Robotics and Xilinx. Compared to power-hungry standard computing architectures, Xilinx MPSoC heterogenous computing enables smaller form factors, lower power, and scalability to adapt to new algorithms as they evolve in autonomous vehicles.

        Mindray High End Medical Imaging Solutions: Powered by Xilinx

        Mindray is committed to providing premium medical devices and solutions, with R&D, marketing and service networks around the globe. Xilinx FPGAs are the heart of Mindray medical imaging devices, addressing countless imaging models, complex and ever-changing algorithms, and real time requirements in a way ASICs simply cannot.