Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Application Profiling

        Profiling is the process that identifies how the processor is spending its time. Through profiling, the user can quickly identify which functions must be optimized or moved to hardware to satisfy the performance requirements.

        Related Videos

        100G Ethernet, 16nm UltraScale+ solution enhanced with an integrated RS-FEC module

        This video highlights the Xilinx integrated 100G Ethernet solution for 16nm UltraScale+ FPGAs and MPSoCs, enhanced with a Reed-Solomon Forward Error Correction module (RS-FEC) module based on IEEE the 802.3bj specification, enabling the use of low cost optics and direct attach copper interconnect.

        DesignCon 2019 – Xilinx 58 and 112G PAM4 SERDES operating over Molex high speed interconnect

        At DesignCon 2019, Xilinx and Molex show a pair of demonstrations. First, the Xilinx GTM 58G PAM4 SERDES found in Virtex UltraScale+ FPGAs operates over 3m of QSFP-DD Direct Attach Copper, facilitated by Molex Near-Stack high speed connectivity solutions. Next, the Xilinx 112G PAM4 test device operates over an evaluation Molex Impulse Orthogonal backplane, showing next generation interconnect today.

        16nm UltraScale+ FPGA with Integrated RS-FEC

        Another industry first, this demonstration showcases the Xilinx 16nm Virtex UltraScale+ FPGA with integrated 100G Ethernet MAC and RS-FEC working in tandem to send data over challenging electrical or optical interconnects. Integration saves logic area, simplifies implementation and reduces power consumption on the increasingly popular 100G Ethernet interfaces or high speed backplane applications. RS-FEC enables the use of less expensive multi-mode fiber or copper interconnects and optical modules by correcting errors inherent to those systems.

        DesignCon 2019 – Xilinx 32G NRZ GTY and 58G PAM4 GTM operating over TE next generation connectivity

        At DesignCon 2019, Xilinx and TE work to show a pair of demonstrations. First, the 32G Xilinx GTY NRZ SERDES found in the UltraScale+ FPGAs is operating over the TE Sliver connectors. Next the Virtex UltraScale+ GTM PAM4 transceiver is sending data over a TE SFP-DD connector and Direct Attach Copper cable.

        Industry’s First Gen3 x 16 PCIe Solution Built into a Programmable Device

        This video highlights the first ever Gen3 x16 PCI Express solution built in a programmable logic device and passed PCI SIG compliance testing in the 4/2016 workshop. The demo showcases PCIe up and running on a Virtex® UltraScale+™ FPGA-based board and connected to Intel’s Skylake processor.