Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Understanding Estimations in the SDSoC Tool

        Once a function is moved to hardware, questions remain: Will the accelerator fit in hardware? Will it fun fast enough? Estimations can provide the answers.

        Related Videos

        Introducing the Xilinx T1 Telco Accelerator Card

        Introducing the new Xilinx T1 Telco Accelerator Card. A powerful 5G O-DU and vBBU acceleration solution that focuses on ease of use for OEMs, operators, and system integrators.

        Introducing the T2 Card

        This demo shows the performance of virtualized base station with Xilinx T2 accelerator. T2 accelerator implements 5G Encode and Decode functions for 5G virtualized base stations performed on Xilinx RFSOC device with hardened SD-FEC blocks and generates 20-30x performance improvement as compared to software based implementations, This provides an ability to scale in base station performance for throughput requirement of 5G mMIMO configurations without deploying additional software resources.

        5G CU Acceleration

        In this demo, we demonstrate the value of Xilinx FPGA based network acceleration card used for CU processing at the virtualized base station.

        Xilinx 5G Overview

        Hear from our own Liam Madden about how Xilinx technology is being used to deploy 5G and more.

        4G and 5G Wireless Radio Examples Using the Zynq UltraScale+ RFSoC

        This webinar provides an overview of two example radio designs for wireless communications that leverage the benefits of the Zynq UltraScale+ RFSoC. First, a 64x64 massive MIMO, 100 MHz wide LTE example design with ORAN 7.2 split will be reviewed along with implementation details and select performance data. Second, a millimeter-wave transceiver design architecture that leverages the wide IBW of the RFSoC will be presented.