Current Time 0:00
Duration 0:00
Loaded: 0%
Stream Type LIVE
Remaining Time 0:00
 
1x
    • Chapters
    • descriptions off, selected
    • captions off, selected

        Power Design Manager (PDM) 2023.1 - What's New

        This video describes what is new for Power Design Manager (PDM) 2023.1.

        Related Videos

        Designing with UltraScale Memory IP

        Learn how to create an UltraScale memory interface design using the Vivado Memory Interface Generator (MIG). This video will show you how to configure a MIG IP core for UltraScale Devices, including I/O Bank planning for the MIG IP I/Os.

        Vivado Hardware Manager for UltraScale Memory IP

        Learn how to create Linux Applications using Xilinx SDK. We'll also highlight and demonstrate SDK features supporting different aspects of Linux application development and debug. The overall process is quick and simple.

        High Bandwidth Memory

        Use high bandwidth memory (HBM) for applications requiring high bandwidth.

        SmartIOPS Solid State Drive Solution

        Xilinx partner SmartIOPS discusses their solid state drive product Data Engine T2 which is based on a 16nm NAND flash and incorporates their truRandom controller card which uses a Xilinx FPGA. The product can reach up to 1.7M IOPS per device and bandwidth can scale to 6.8GB/sec for random reads and nearly 4GB/sec for random writes with low latency. To see more, go to www.smartiops.com.

        Database Acceleration Engine

        In this demo, rENIAC illustrates the use of Xilinx FPGAs in rENIAC’s Data Proxy Engine to accelerate Cassandra NoSQL databases without any software changes necessary. rENIAC’s distributed data proxy technology accelerates data stores (like NoSQL, SQL and Hadoop) and provides higher performance and significantly lower total cost of ownership. It delivers predictable 1/3-1/10 lower latency and up to 10x higher throughput. For more information or to start an evaluation, send an inquiry to: contact@reniac.com